

Sapphire RISC-V SoC Hardware and Software User Guide

UG-RISCV-SAPPHIRE-v5.1 January 2023 www.elitestek.com

Copyright © 2023. All rights reserved. 易灵思, the 易灵思 logo, the 钛金系列 logo, Quantum, Trion, and Efinity are trademarks of 易灵思, Inc. All other trademarks and service marks are the property of their respective owners. All specifications subject to change without notice.

Contents

Introduction	V
VexRiscv RISC-V Core	V
Efinity [®] RISC-V Embedded Software IDE	
Required Software	vii
Required Hardware	vii
Chapter 1: Install Software and SoC	
Install the Efinity Software	
Install the Efinity RISC-V Embedded Software IDE	8
-	
Chapter 2: IP Manager	
Customizing the Sapphire SoC	
SoC Configuration Guideline	
Modify the Bootloader	
Chapter 3: Program the Board with the Sapphire RTL Design	19
About the Example Design	
Enable the On-Board 10 MHz Oscillator (T120 BGA324 Board)	
Enable the LPDDR4x Memory (Ti180 M484 Board)	
Installing USB Drivers	
Program the Development Board	23
Chapter 4: Simulate	24
-	
Chapter 5: Launch Efinity RISC-V Embedded Software IDE	
Sapphire SoC IDE Backward Compatibility	
Launching the Efinity RISC-V Embedded Software IDE	
Optimization Settings	
Chapter 6: Create, Import, and Build a Software Project	
Create a New Project	
Import Sample Projects	
Build	
Chapter 7: Debug with the OpenOCD Debugger	
Launch the Debug Script	
Debug	
Debug - Multiple Cores	
Debug - Daisy Chain	
Peripheral Register View	
CSR Register View	
FreeRTOS View	
QEMU Emulator	
Chapter 8: Boot Sequence	49
Boot Sequence: Case A	
Boot Sequence: Case B	
Boot Sequence: Case C	
Booting Multiple Cores	
Chapter 9: Create Your Own RTL Design	
Target another FPGA Target another 易灵思 Board	
Target Your Own Board	
Create a Custom AXI4 Slave Peripheral	
Create a Custom APB3 Peripheral	
Use another DDR DRAM Module (Trion Only)	
Use the I ² C Interface for DDR Calibration	
Remove Unused Peripherals from the RTL Design	
Remove onused reprictuis nom the RTE Design	

Chapter 10: Create Your Own Software	
Deploying an Application Binary	
Boot from a Flash Device	
Boot from the OpenOCD Debugger	
Copy a User Binary to Flash (Efinity Programmer)	60
About the Board Specific Package	61
Address Map	62
Example Software	65
Axi4Demo Design	66
apb3Demo	66
compatibilityDemo	66
coreTimerInterruptDemo	
coremark	
customInstructionDemo	68
dhrystone Example	68
fpuDemo	
gpioDemo	
i2cDemo Example	
i2cSlaveDemo Design	
memTest Example	
nestedInterruptDemo	
openocdServer	
smpDemo	
spiReadFlashDemo Example	
spiWriteFlashDemo Example	
spiDemo Example	
uartEchoDemo	
UartInterruptDemo Example	
userInterruptDemo Example	
userTimerDemo	
FreeRTOS Examples	
freertosUartInterruptDemo Example	
Chapter 11: Using a UART Module	75
Using the On-board UART (钛金系列)	
Set Up a USB-to-UART Module (Trion)	
Open a Terminal	
Enable Telnet on Windows	
Chapter 12: Unified Printf	78
Bsp print	
Bsp printf	
Bsp printf full	
Preprocessor Directives	
•	
Chapter 13: Using a Soft JTAG Core for Example Designs	
Connect the FTDI Mini-Module	83
Chapter 14: Migrating to the Sapphire SoC	96
Migrating to the Sapphire Soc	80 86
Migrating Ruby, Jade, and Opal to the Sapphire SoC	
Migrating Ruby, Jade, and Opar to the Sapprine Soc	
Chapter 15: Troubleshooting	
Error 0x80010135: Path too long (Windows)	95
OpenOCD Error: timed out while waiting for target halted	95
Memory Test	96
OpenOCD error code (-1073741515)	
OpenOCD Error: no device found	
OpenOCD Error: failed to reset FTDI device: LIBUSB ERROR IO	
OpenOCD Error: target 'fpga_spinal.cpu0' init failed	99
OpenOCD Error: target 'fpga_spinal.cpu0' init failed Eclipse Fails to Launch with Exit Code 13	99
Efinity Debugger Crashes when using OpenOCD	

Exception in thread "main"	
Warning when Debug with softTap	100
Chapter 16: API Reference	
Control and Status Registers	
GPIO API Calls	
I ² C API Calls	105
I/O API Calls	111
Core Local Interrupt Timer API Calls	112
User Timer API Calls	
PLIC API Calls	114
SPI API Calls	115
SPI Flash Memory API Calls	117
UART API Calls	120
Handling Interrupts	
Appendix: Required Software for Eclipse (RISC-V SDK)	
Install the RISC-V SDK	126
Install the Java JRE	
Appendix: Launch Eclipse (RISC-V SDK)	
Set Global Environment Variables	
Appendix: Create and Build a Software Project (RISC-V SDK)	
Create a New Project	
Import Project Settings (Optional)	
Enable Debugging	
Build	
Appendix: Debug with the OpenOCD Debugger (RISC-V SDK)	
Launch the Debug Script	
Debug	
Debug - Multiple Cores	
Appendix: Re-Generate the Memory Initialization Files Manually	
Appendix: Import the Debug Configuration	136
Appendix: Copy a User Binary to the Flash Device (2 Terminals)	
Revision History	139


Introduction

易灵思 provides a soft configurable RISC-V SoC, called Sapphire, that you can implement in Trion® or 钛金系列 FPGAs. This user guide describes how to:

- Build RTL designs using the Sapphire RISC-V SoC using an example design . targeting an 易灵思[®] development board, and how to extend the example for your own application.
- Set up the software development environment using an example project, create your own software based on example projects, and use the API.

Note: The Sapphire SoC v2.0, released with the Efinity software v2021.2, has significant improvements from previous versions, and you cannot migrate an existing design to it automatically. 易灵思 recommends that you use v2.0 or higher for all new designs. You can continue to use previous versions with the Efinity software v2021.1. If you want to migrate an existing design to v2.0, refer to Migrating to the Sapphire SoC v2.0 from a Previous Version on page 86.

Figure 1: Designing Hardware and Software for the Sapphire RISC-V SoC





memory.

Learn more: Refer to the for detailed specifications on the SoC.

VexRiscy RISC-V Core

The Sapphire SoC is based on the VexRiscv core created by Charles Papon. The VexRiscv core is a 32-bit CPU using the ISA RISCV32I with M, A, F, D, and C extensions, has six pipeline stages (fetch, injector, decode, execute, memory, and writeback), and a configurable feature set.

In the Sapphire SoC, the VexRiscv core is user configurable, and can support AXI4 and APB3 bus interfaces and instruction and data caches.

The VexRiscv core won first place in the RISC-V SoftCPU contest in 2018.⁽¹⁾

https://www.businesswire.com/news/home/20181206005747/en/RISC-V-SoftCPU-Contest-Winners-Demonstrate-Cutting-Edge-RISC-V

Efinity[®] RISC-V Embedded Software IDE

The Efinity[®] RISC-V Embedded Software IDE is an Eclipse-based Integrated Development Environment (IDE) powered by Ashling's **RiscFree**[™] IDE for Sapphire SoC. It provides a complete and seamless environment for RISC-V C and C++ software development.

Features include:

- Eclipse based IDE with full source project creation, edit, build, and debug
- QEMU emulator support for 32-bit RISC-V cores with out-of-box example design
- High-level Peripheral Register viewer
- Control and Status Register (CSR) viewer
- Integrated new project creation process with Board Support Package (BSP) generated in the Efinity software
- Integrated example program import process with Board Support Package (BSP) generated in the Efinity software
- Integrated serial terminal for viewing UART data
- FreeRTOS task and queue list debug view
- Debug support for all OpenOCD compliant probes

Figure 2: Efinity RISC-V Embedded Software IDE

I def_soc - axi4Demo/src/main.c - Efinity® RISC-V Em	bedded Software IDE			-	D	\times
File Edit Source Refactor Navigate Search Project	Run Window Help					
😁 🕶 🔛 🐘 🕸 🕶 🔕 🕶 🤷 🛩 🖾 🔌 🕨	=====================================				Q	12 12 12 14
🏶 Debug × 陷 Project Explorer 🛛 🖻 🕷 🖬 🗖 🗖	© 0x166c 🖻 main.c ×	- 0	🕬 Variables 🔏 Breakpoi	📽 Expressi 😤 Pe	ripher	× " •
✓ ■ axi4Demo trion [GDB OpenOCD Debugging]	}	^			<u>*</u>	o 📲 🖻 🖇
✓ axi4Demo.elf			Peripheral Addre	ss Description		
 P Thread #1 (Suspended : Signal : 0:Signal 0) 	<pre>void main() {</pre>		🖂 🛣 clint 🛛 0xF8B0	00 Core Local Inte	rrupt (CLI	INT) Perip
≡ main() at main.c:124 0x165c	u32 data:		🗸 🛣 gpio 0 🛛 0xF80	15 General Purpos	se Input/O	Output C
📕 openocd.exe	bsp_init();		№ i2c0 0xF80*	16 Inter-Integrated	d Circuit ((I2C) 0 Pe
🚽 riscv-none-embed-gdb.exe				00 Platform-Level		
	<pre>#ifdef SYSTEM_AXI_A_BMB</pre>			14 Serial Periphera		
	<pre>bsp_printf("axi4 slave demo ! \r\n");</pre>		art0 0xF80	10 Universal Asyn	chronous	3 Receiver,
	<pre>for (int i=0; i < AXI SIZE ; i = i + 4){</pre>					
	write_u32(i, AXI + i);					
	}					
	<pre>for (int i=0; i < AXI SIZE ; i = i + 4){</pre>		<			*
	<pre>data = read_U32(AXI + i); if(i != data){ bsp_printf("Failed at address 0x%x with value 0x%x \r\n", i, data) error_state();</pre>	;				~
	<	>	<			>
	🖻 Console 🗵 🏭 Registers 🐉 Problems 🔮 Executables 🗟 Debugger Console 👘 🗖 🛛 Memory	×		🗋 🛃 🔁	多日 部 🔻	• 8 - 0
	🗟 🗟 🔍 🗖 🗖 🗸 Monitors	÷ ×	🎕 🚡 gpio 0: 0xF8015000	× 🕈 New Renderin	gs	
	Eclipse Embedded CDT CMSIS Packs console clint		Register	Address	Value	
	2022-11-14 11:20:49)	✓ 3 gpio 0	0xF8015000)	
	Parsing SVD file "C:\training\demo\embedded sw\def soc\bsp\efinix\Ef>		> III Input	0xF8015000) 0x000	000001
	Completed in 14ms.		> ## output	0xF8015004	4 0x000	000000
			> III outputen	0xF8015008	3 0x000	000000
			> IIII riseie	0xF8015020	0x000	000000
			> 💷 fallie	0xF8015024	4 0x000	000000
			> 🗰 highie	0xF8015028	3 0x000	000000
			> IIII lowie	0xF8015020	0x000	000000
	✓					
	< >					

Required Software

To write software for the Sapphire SoC, you need the following tools. The Efinity RISC-V Embedded Software IDE installer for Windows and Linux operating systems are available in the .

Efinity[®] Software

易灵思[®] development environment for creating RTL designs targeting Trion[®] or 钛金系列 FPGAs. The software provides a complete RTL-to-bitstream flow, simple, easy to use GUI interface, and command-line scripting support. Version: 2021.1 or higher

Efinity RISC-V Embedded Software IDE

The Efinity RISC-V Embedded Software IDE is an Eclipse-based Integrated Development Environment (IDE) powered by Ashling's **RiscFree**[™] IDE for Sapphire SoC and provides a complete provides a complete, seamless environment for RISC-V C and C++ software development. The RISC-V IDE includes the following packages:

Disk space required: 2.4 GB (Windows), 2.5 GB (Linux)

xPack GNU RISC-V Embedded GCC—Open-source, prebuilt toolchain from the xPack Project.

Version: 8.3.0-2.3 Disk space required: 1.53 GB (Windows), 1.5 GB (Linux)

OpenOCD Debugger—The open-source Open On-Chip Debugger (OpenOCD) software includes configuration files for many debug adapters, chips, and boards. Many versions of OpenOCD are available. The RISC-V flow requires a custom version of OpenOCD that includes the VexRiscv 32-bit RISC-V processor.

Version: 0.11.0 (20221013) Disk space required: 17.4 MB (Windows), 16.3 MB (Linux)

Required Hardware

- Trion[®] T120 BGA324 Development Board, 钛金系列 Ti60 F225 Development Board, or 钛金系列 Ti180 M484 Development Board
- 5 or 12 V power cable
- Micro-USB cable
- Computer or laptop
- (Optional) USB to UART converter module for the Trion[®] T120 BGA324 Development Board⁽²⁾
- (Optional) FTDI mini-module or FTDI chip cable, C232HM-DDHSL-0, if you want to use the OpenOCD debugger and Efinity[®] Debugger simultaneously



Note: Some of the software examples provided with the SoC use a UART terminal to display messages. See Set Up a USB-to-UART Module (Trion) on page 76 and Using the On-board UART (钛金系列) on page 75 for more information.

⁽²⁾ The 钛金系列 Ti60 F225 Development Board and 钛金系列 Ti180 M484 Development Boardhave an on-board USB-to-UART converter and do not require a separate module.

Install Software and SoC

Contents:

- Install the Efinity Software
- Install the Efinity RISC-V Embedded Software IDE

Install the Efinity Software

If you have not already done so, download the Efinity software from the Support Center and install it. For installation instructions, refer to the Efinity Software Installation User Guide.



Warning: Do not use spaces or non-English characters in the Efinity path.

Install the Efinity RISC-V Embedded Software IDE

Download the installer file in Efinity RISC-V Embedded Software IDE <version> from the Support Center.

To install the RISC-V Embedded Software IDE:

Windows

- 1. Execute the installer file efinity-riscv-ide-<version>-windows-x64.exe to launch the installer.
- 2. Follow the steps in the setup process.
- **3.** Install Efinity RISC-V IDE in a preferred directory or use the default directory **c**: \Efinity\efinity-riscv-ide-<version>\. Example, **c**:\Efinity\efinity-riscv-ide-2022.2.3\.

Linux

1. Execute the installer file efinity-riscv-ide-<version>-linux-x64.run or run the installer using ./<installer run file>. Run the executable script with command:

chmod +x <installer run file>

- 2. Select either to install the RISC-V IDE for the current user or multiple users.
- **3.** Follow the steps in the setup wizard.
- Install Efinity RISC-V IDE in a preferred directory or use the default directory / home/user/efinity/efinity-riscv-ide-<version>. Example, /home/user/efinity/efinity-riscvide-2022.2.3/.

Note: You need to purchase a development kit to obtain a software license to download the Efinity software and Efinity RISC-V Embedded Software IDE.



IP Manager

Contents:

- Customizing the Sapphire SoC
- SoC Configuration Guideline
- Modify the Bootloader

The Efinity[®] IP Manager is an interactive wizard that helps you customize and generate 易灵思[®] IP cores. The IP Manager performs validation checks on the parameters you set to ensure that your selections are valid. When you generate the IP core, you can optionally generate an example design targeting an 易灵思 development board and/or a testbench. This wizard is helpful in situations in which you use several IP cores, multiple instances of an IP core with different parameters, or the same IP core for different projects.

The IP Manager consists of:

- IP Catalog—Provides a catalog of IP cores you can select. Open the IP Catalog using the toolbar button or using Tools > Open IP Catalog.
- IP Configuration—Wizard to customize IP core parameters, select IP core deliverables, review the IP core settings, and generate the custom variation.
- IP Editor—Helps you manage IP, add IP, and import IP into your project.

Generating Sapphire SoC with the IP Manager

The following steps explain how to customize an IP core with the IP Configuration wizard.

- 1. Open the IP Catalog.
- 2. Choose an IP core and click Next. The IP Configuration wizard opens.
- 3. Enter the module name in the Module Name box.



Note: You cannot generate the core without a module name.

- **4.** Customize the IP core using the options shown in the wizard. For detailed information on the options, refer to the IP core's user guide or on-line help.
- 5. (Optional) In the **Deliverables** tab, specify whether to generate an IP core example design targeting an 易灵思[®] development board and/or testbench. For SoCs, you can also optionally generate embedded software example code. These options are turned on by default.
- 6. (Optional) In the Summary tab, review your selections.
- 7. Click Generate to generate the IP core and other selected deliverables.
- **8.** In the **Review configuration generation** dialog box, click **Generate**. The Console in the **Summary** tab shows the generation status.



Note: You can disable the **Review configuration generation** dialog box by turning off the **Show Confirmation Box** option in the wizard.

9. When generation finishes, the wizard displays the **Generation Success** dialog box. Click **OK** to close the wizard.

The wizard adds the IP to your project and displays it under **IP** in the Project pane.

Generated RTL Files

The IP Manager generates these files and directories:

- <module name>_define.vh—Contains the customized parameters.
- <module name>_tmpl.v—Verilog HDL instantiation template.
- <module name>_tmpl.vhd—VHDL instantiation template.
- <module name>.v—IP source code.
- settings.json—Configuration file.
- <kit name>_devkit—Has generated RTL, example design, and Efinity[®] project targeting a specific development board.
- Testbench—Contains generated RTL and testbench files.

Note: Refer to the IP Manager chapter of the Efinity Software User Guide for more information about the Efinity IP Manager.

Generated Software Code

If you choose to output embedded software, the IP Manager saves it into the <project>/embedded_sw/<SoC module> directory.

- bsp—Board specific package.
- config—Has the Eclipse project settings file and OpenOCD debug configuration settings files for Windows.
- config_linux—Has the Eclipse project settings file and OpenOCD debug configuration settings files for Linux.
- software—Software examples.
- tool—Helper scripts.
- cpu<n>.yamI—CPU file for debugging where <n> is the core number, up to 4 cores.


Instantiating the SoC

The IP Manager creates these template files in the <project>/ip/<module name> directory:

- <module name>.v_tmpl.v is the Verilog HDL module.
- <module name>.v_tmpl.vhd is the VHDL component declaration and instantiation template.

To use the IP, copy and paste the code from the template file into your design and update the signal names to instantiate the IP.

Important: When you generate the IP, the software automatically adds the module file (<module name>.v) to your project and lists it in the IP folder in the Project pane. Do not add the <module name>.v file manually (for example, by adding it using the Project Editor); otherwise the Efinity[®] software will issue errors during compilation.



Customizing the Sapphire SoC

You customize the Sapphire SoC using the IP Configuration wizard. The parameters are arranged on tabs so you can click through them more easily.

Table 1: Sapphire SoC Tab Parameters

Parameter	Options	Description
Core Number	1 - 4	Enter the number of CPU cores. Default: 1
Frequency (MHz)	20 - 400	Enter the frequency in MHz. Default: 100
Peripheral Clock	On, off	Choose whether you want to run a dedicated clock for the APB3 slaves (SPI, I2C, GPIO, UART, and user timer) and AXI4 slave.
Peripheral Clock Frequency (MHz)	20 - 200	Enter the peripheral clock frequency in MHz.
Cache	On, off	Choose whether you want to include I\$ and D\$ caches.
Custom Instruction	On, off	Choose whether to enable the custom instruction interface.
Linux Memory Management Unit	On, off	Choose whether to enable the Linux MMU.
Floating-point Unit	On, off	Choose whether to enable the FPU.
Atomic Extension	On, off	Choose whether to enable atomic extension instruction support. If you enable the Linux MMU, this option must be enabled and is turned on by default.
Compressed Extension	On, off	For cacheless configurations only, choose whether to enable compressed instruction support.

Important: When running the SoC at high frequencies, 易灵思 recommends that you use the TIMING_1 place and route optimization. To set this option:

- 1. Open the Project Editor.
- 2. Click the **Place and Route** tab.
- 3. Double-click the Value cell for --optimization level.
- 4. Choose TIMING_1.

I

5. Click **OK** and then compile.

Table 2: Sapphire Cache/Memory Tab Parameters

Parameter	Options	Description
Data Cache Way	1, 2, 4, 8	Choose the number of ways for the data cache. Default: 1
Cache Size	1 KB, 2 KB, 4 KB, 8 KB, 16 KB, 32 KB	Choose the size of the data cache. Default: 4 KB
Instruction Cache Way	1, 2, 4, 8	Choose the number of ways for the instruction cache. Default: 1
Cache Size	1 KB, 2 KB, 4 KB, 8 KB, 16 KB, 32 KB	Choose the size of the instruction cache. Default: 4 KB
External Memory Interface	On, off	On: By default. Instantiate the external memory interface. Off: Do not use the external memory interface.
AXI Interface Type	On, off	On: Use an AXI4 full duplex interface. Off: By default. Use an AXI3 half duplex interface.
External Memory Data Width	32, 64, 128, 256, 512	Choose the data width for the AXI interface. Default: 128

Parameter	Options	Description
External Memory AXI3 Address Size	4 MB, 8 MB, 16 MB, 32 MB, 64 MB, 128 MB, 256 MB, 0.5 GB, 1 GB, 1.5 GB, 2 GB, 2.5 GB, 3 GB, 3.5 GB	Choose the address size for the AXI interface. Default: 3.5 GB
On-Chip RAM Size	1 KB, 2 KB, 4 KB, 8 KB, 16 KB, 24 KB, 32 KB, 48 KB, 64 KB, 80 KB, 96 KB, 128 KB, 144 KB, 160 KB, 192 KB, 224 KB, 256 KB, 384 KB, 512 KB	Choose the size of the internal BRAM. Default: 4 KB
Custom On-Chip RAM Application	On, off	On: Overwrite the default SPI flash bootloader with the user application. Off: By default. Use the default SPI flash bootloader.
User Application Path	_	Enter the path to your target user application. The file must be in .hex format.

Table 3: Sapphire Debug Tab Parameters

Parameter	Options	Description
Connection Type	Standalone, Chain	Choose whether you want to include the chain debug feature to the SoC. This allows the connection of multiple devices for JTAG debugging with a daisy-chain. Else, select as standalone.
		Standalone: By default. The debug feature is available for the standalone SoC only.
		Daisy-chain: The debug feature extends to multiple devices or SoC in the chain. Once enabled, you can debug multiple devices with a single debugger.
Additional Tap Devices (Max)	1 - 8	The maximum number of extra devices in the chain. This option is only applicable when you are using daisy-chain connection type. Default: 1
Soft Debug Tap	On, off	Choose whether you want to include a soft debug TAP for debugging.
		Off: By default. The SoC uses the JTAG User TAP interface block to communicate with the OpenOCD debugger.
		On: The SoC has a soft JTAG interface to communicate with the OpenOCD debugger. You need to use this setting if you want to use the soft JTAG interface instead of the JTAG User TAP.
FPGA Tap Port	1, 2, 3, 4	Choose which Tap port you want to target with the OpenOCD debugger. This option is only applicable when you are using the JTAG User Tap interface block to communicate with the OpenOCD debugger.
Target Board/ Cable/Module	Trion T120 BGA324 Development Board Trion T120 BGA576 Development Board Trion T20 BGA256 Development Board Xyloni Ti60 F225 Development Board Ti180 M484 Development Board	Chose which board you want to target with OpenOCD. Choose Custom to target your own board.
	C232HM-DDHSL-0 (Soft debug) FTDI Module FT2232H (Soft debug) FTDI Module FT4232 (Soft debug) Custom	

Parameter	Options	Description
IDE Selection	Legacy Eclipse IDE (OpenOCD v0.10) Efinity RISC-V IDE (OpenOCD v0.11)	Choose which debug script format you want to generate. This selection allows you to roll back to target the Legacy Eclipse IDE. By default, Efinity RISC-V Embedded Software IDE is targeted.
Custom Target Board	-	Enter the name of your board.
Application Region Size	124KB, 252KB, 508KB, 1MB, 2MB, 4MB, 8MB, 16MB, 32MB, 64MB, 128MB, 256MB	Modify the linker script to outline the region for the user application. This option is only applicable for SoCs with external memory. For SoCs with internal memory, the region size is determined by the on-chip RAM size.
Application Stack Size	1KB, 2KB, 4KB, 8KB, 16KB, 32KB, 64KB, 128KB, 256KB, 512KB, 1MB, 2MB, 4MB, 8MB, 16MB, 32MB, 64MB, 128MB	Modify the linker script to specify the application stack size. This option is only applicable for SoCs with external memory. For SoCs with internal memory, the region size is automatically set to 1/8 of the on-chip RAM size.
OpenOCD Debug Mode	Turn on by default Turn off by default	Choose whether you want software applications to run in debug mode by default or not. See Debug with the OpenOCD Debugger on page 35 for more details.

Table 4: Sapphire UART Tab Parameters

Where n is 0, 1, or 2

Parameter	Options	Description
UART n	On, off	On: Instantiate the interface. Off: Do not use the interface.
UART n Interrupt ID	1 - 36	Choose the interrupt ID for the UART. The IDs default to: UART 0: 1 UART 1: 2 UART 2: 3

Table 5: Sapphire SPI Tab Parameters

Where n is 0, 1, or 2.

Parameter	Options	Description	
SPI n	On, off	On: Instantiate the interface. Off: Do not use the interface.	
SPI n Interrupt ID	1 - 36	Choose the interrupt ID for the SPI. The IDs default to: SPI 0: 4 SPI 1: 5 SPI 2: 6	
SPI n Data Width	8 - 16	Configure the data width for the SPI interface. Note: Only applicable for SPI 1 and SPI 2.	
SPI n Chip Select Width	1 - 8	Choose the number of Chip select required for the SPI interface. Note: Only applicable for SP1 and SP2.	

Table 6: Sapphire I2C Tab Parameters

Where n is 0, 1, or 2.

Parameter	Options	Description
I2C n	On, off	On: Instantiate the interface.
		Off: Do not use the interface.
I2C n Interrupt ID	1 - 36	Choose the interrupt ID for the I ² C. The IDs default to:
		12C 0: 8
		I2C 1: 9
		I2C 2: 10

Table 7: Sapphire GPIO Tab Parameters

Where n is 0 or 1.

Parameter	Options	Description
GPIO n	On, off	On: Instantiate the interface. Off: Do not use the interface.
GPIO n Bit Width	1, 2, 4, 8, 16	Choose the number of pins for the GPIO. Default: 4 (GPIO 0), 8 (GPIO 1)
GPIO n Interrupt ID 0	1 - 36	Choose the interrupt ID for the GPIO. The IDs default to: GPIO 0: 12 GPIO 1: 14
GPIO n Interrupt ID 1	1 - 36	Choose the interrupt ID for the GPIO. The IDs default to: GPIO 0: 13 GPIO 1: 15

Table 8: Sapphire APB3 Tab Parameters

Where n is 0, 1, 2, 3, or 4.

Parameter	Options	Description
APB Slave Address Size	4KB, 8KB, 16KB, 32KB, 64KB, 128KB, 256KB, 512KB, 1MB	Choose the APB slave size. This setting applies to all APB slaves. Default: 64KB
APB3 Slave n	On, off	On: Instantiate the interface. Off: Do not use the interface.

Table 9: Sapphire AXI4 Tab Parameters

Where n is 0 or 1.

Parameter	Options	Description
AXI Slave	On, off	On: Instantiate the interface. Off: Do not use the interface.
AXI Slave Size	1 KB, 2 KB, 4 KB, 8 KB, 16 KB, 32 KB, 64 KB, 128 KB, 256 KB, 512 KB, 1 MB, 2 MB, 4 MB, 8 MB, 16 MB, 32 MB, 64 MB, 128 MB, 256 MB	Choose the size of the AXI slave.
AXI Master n	On, off	On: Instantiate the interface. Off: Do not use the interface.
AXI Master n Data Width	32, 64, 128, 256, 512	Choose the width of the AXI master. Do not specify an AXI master width that is larger than the external memory data width.

Table 10: Sapphire User Interrupt Tab ParametersWhere n is A, B, C, D, E, F, G, or H.

Parameter	Options	Description	
User n Interrupt	On, off	On: Instantiate the interface.	
		Off: Do not use the interface.	
User n Interrupt ID	1 - 36	Choose the interrupt ID. The defaults are:	
		User A Interrupt: 16	
		User B Interrupt: 17	
		User C Interrupt: 22	
		User D Interrupt: 23	
		User E Interrupt: 24	
		User F Interrupt: 25	
		User G Interrupt: 26	
		User H Interrupt: 27	

Table 11: Sapphire User Timer Tab Parameters

Where n is 0, 1, or 2.


Parameter	Options	Description		
User Timer n	On, off	On: Instantiate the interface. Off: Do not use the interface.		
User Timer n Counter Width	12, 16, 32	Choose the counter bit width. Default: 12		
User Timer n Prescaler Width	8, 16	Choose the prescaler bit width. Default: 8		
User Timer n Interrupt ID	1 - 36	Choose the interrupt ID. The defaults are: User Timer 0: 19 User Timer 1: 20 User Timer 2: 21		

Parameter	Options	Description					
Address Assignment Method	AUTO, MANUAL	AUTO: Automatically assign an address to the enabled peripherals. MANUAL: The user can assign addresses to the enabled peripherals.					
External Memory Base Address	-	Displays the base address. You cannot change it.					
AXI Slave Base Address	-	Displays the base address when the Address Assignment					
Peripheral and IO Base Address	_	 Method is set to AUTO. When the Address Assignment Method is Manual, enter the base address value. The wizard automatically rounds the value to 16 MB aligned addresses during IP generation. For example, 0x41234567 is rounded to 0x41000000. 					
UARTn Address Offset	-	Displays the base address when the Address Assignment					
SPIn Address Offset	_	Method is set to AUTO.					
I2Cn Address Offset	_	When the Address Assignment Method is Manual, enter base address value. The wizard automatically rounds the value to 4 KB					
GPIOn Address Offset	_	aligned addresses during IP generation. For example, 0x41230 is rounded to 0x41000.					
User Timern Address Offset	-	_					
APB3 Slave n Address Offset	-	Displays the base address when the Address Assignment Method is set to AUTO.					
		When the Address Assignment Method is Manual , enter base address value. The wizard automatically rounds the value to APB sized aligned addresses during IP generation. For example, if the APB size is 64 KB, 0x23456 is rounded to 0x20000.					
On-Chip RAM Base Address	-	Displays the base address. You cannot change it.					

Table 12: Sapphire Base Address Tab Parameters

SoC Configuration Guideline

Sapphire SoC is highly adaptive to different use cases. It is configurable to get the best balance between performance and resources. The following flow chart is a simple guideline to help you choose the configuration that suits your needs.





Notes :

- 1. Using the SoC with an external memory interface but without a cache sharply impacts the SoC's overall performance.
- 2. Enabling the cache controller increases the efficiency of processing the instructions but consumes more RAM blocks.
- 3. The SoC calculates faster and more efficiently in floating-point computing if FPU is enabled, but it consumes more FPGA LUTs and RAM blocks.
- 4. When enabling custom instructions, the FPU and the Linux impact the $f_{\mbox{\tiny MAX}}$ performance .

Modify the Bootloader

When you generate the Sapphire SoC, the IP Manager creates a pre-built bootloader .bin to target the on-chip RAM size you selected. If you assigned the peripheral addresses manually, you need to create a custom bootloader according to the following instructions.



Note: You need the embedded software example code to make these changes; if you have not already done so, generate it.

Modify the Bootloader Software to Extend the External Memory Size

First you need to modify the bootloader code:

- 1. Open the bootloaderConfig.h file in the embedded_sw/<SoC module>/bsp/efinix/ EfxSapphireSoc/app directory.
- 2. Change the #define USER_SOFTWARE_SIZE parameter for the new on-chip RAM size and save.
- **3.** In Efinity RISC-V Embedded Software IDE, import standalone/bootloader project. Build the project to generate new bootloader.hex file.

Second, you update and re-generate the SoC in the IP Manager to point to your new **bootloader.hex** and change the application region size. The default maximum size is 124 KB.

- 1. In the Sapphire IP wizard, go to the Cache/Memory tab.
- 2. Turn on the Custom On-Chip RAM Application option.
- 3. Click the **Browse** button for the to select the new **bootloader.hex** you created in the previous set of steps.
- 4. Generate the SoC.

Modify the Bootloader Software without External Memory Enabled

First, you need to modify the bootloader linker script:

- 1. Open the bootloader.Id file in the embedded_sw/<SoC module>/bsp/efinix/ EfxSapphireSoc/linker directory.
- 2. Replace the MEMORY and PHDRS code with the following code. The <bootloader_address> should be 0xF9000000 + (<memory size>-1024), where <memory size> is your SoC's on-chip RAM size.

```
MEMORY
{
    start (wxai!r) : ORIGIN = 0xF9000000, LENGTH = 512
    ram (wxai!r) : ORIGIN = <bootloader_address>, LENGTH = 1024
}
PHDRS
{
    start PT_LOAD;
    ram PT_LOAD;
}
```

Second you need to modify the bootloader code:

- 1. Open the bootloaderConfig file in the embedded_sw/<SoC module>/bsp/efinix/ EfxSapphireSoc/app directory.
- 2. Change the #define USER_SOFTWARE_SIZE parameter for the new on-chip RAM size and save.

In Efinity RISC-V Embedded Software IDE, import standalone/bootloader project. Build the project to generate new bootloader.hex file.

Program the Board with the Sapphire RTL Design

Contents:

- About the Example Design
- Enable the On-Board 10 MHz Oscillator (T120 BGA324 Board)
- Enable the LPDDR4x Memory (Ti180 M484 Board)
- Installing USB Drivers
- Program the Development Board

Before working with software code, recommends that you program your board with an RTL design that instantiates the Sapphire SoC. When you generate the Sapphire SoC with the IP Manager, you can optionally generate an example Efinity[®] project and bitstream file to get you started quickly.

About the Example Design

This example targets Trion and development boards:

- Trion[®] T120 BGA324 Development Board—The RTL design files are in the T120F324_devkit directory.
- 钛金系列 Ti60 F225 Development Board—The RTL design files are in the Ti60F225_devkit directory.
- 钛金系列 Ti180 M484 Development Board—The RTL design files are in the Ti180M484_devkit directory.

When you generate the IP core, the IP Manager creates the example design (PLL settings, SDC timing constraints, and I/O assignments) using the settings you chose in the wizard, with a few exceptions:

- For the Trion board, the example design only supports external memory widths of 128 and 256 bits because the DDR controller only supports these widths. Therefore, do not choose 32 or 64 bits for the external memory.
- The example design automatically connects UART0, SPI0, I2C0, GPIO0, the soft TAP pins, and the PLL source clock pins to top-level ports, and it assigns I/O pins to them (if they are enabled). If you add more of these peripherals, you need to connect them manually and create the I/O assignments for them.
- The example design uses PLL settings that look for the best effort multiplier and divider values.

Ż

Note: The following description is for the example design using the default settings.

This example writes to and reads from the development board's memory module using the AXI interface:

- For the Trion[®] T120 BGA324 Development Board, the design uses the board's LPDDR3 DRAM module.
- For the 钛金系列 Ti60 F225 Development Board, the design uses the board's HyperRAM module.
- For the 钛金系列 Ti180 M484 Development Board, the design uses the board's LPDDR4/LPDDR4x DRAM module.

The Sapphire SoC is configured for:

- 100 MHz frequency
- External memory interface is enabled with a width of 128 and size of 3.5 GB
- Caches are enabled with both Data Cache and Instruction Cache set to one way with cachesize of 4 KB
- 4KB on-chip RAM size
- Soft Debug Tap is disabled
- UART 0 is enabled
- SPI 0 is enabled
- I2C 0 is enabled
- GPIO 0 is enabled
- APB3 0 is enabled
- AXI4 Slave is enabled
- AXI Master 0 is enabled
- User interrupt A is enabled

Figure 4: Example Design Block Diagram





Table 13: Example Design Implementation

FPGA	Logic + Adders	Flipflops	Multipliers or DSP Blocks	Memory Blocks	f _{MAX} (MHz)	Language	Efinity Version
T120 BGA324 C4	8,241	8,538	4	69	112	Verilog HDL	2022.2
Ti60 F225 C4	10,420	9,536	4	81	163	Verilog HDL	2022.2
Ti180 M484 C4	11,548	15,330	4	101	240	Verilog HDL	2022.2

Enable the On-Board 10 MHz Oscillator (T120 BGA324 Board)

For the Trion[®] T120 BGA324 Development Board, the SoC design uses the onboard 10 MHz oscillator. To enable it, add a jumper to connect pins 2 and 3 on header J10.


Figure 5: Connect Pins 2 and 3 on J10



Enable the LPDDR4x Memory (Ti180 M484 Board)

For the 钛金系列 Ti180 M484 Development Board, the SoC design uses LPDDR4x settings to drive the external memory. To enable it, change the jumpers on PT12 and PT15 to connect pins 1 and 2 to provide 0.6 V to VDDQ and VDDQ PHY.

Figure 6: Connect Pins 1 and 2 on PT12 and PT15



Installing USB Drivers

To program Trion[®] FPGAs using the Efinity[®] software and programming cables, you need to install drivers.

易灵思 development boards have FTDI chips (FT232H, FT2232H, or FT4232H) to communicate with the USB port and other interfaces such as SPI, JTAG, or UART. Refer to the 易灵思 development kit user guide for details on installing drivers for the development board.



Note: If you are using more than one 易灵思 development board, you must manage drivers accordingly. Refer to AN 050: Managing Windows Drivers for more information.

Installing Drivers on Windows

On Windows, you use software from Zadig to install drivers. Download the Zadig software (version 2.7 or later) from **zadig.akeo.ie**. (You do not need to install it; simply run the downloaded executable.)

Install the driver for the interfaces listed in the following table.

Board	Interface to Install Driver
Trion [®] T120 BGA324 Development Board	Install drivers for all interfaces (0 and 1).
钛金系列 Ti60 F225 Development Board	Install drivers for interfaces 0 and 1 only. Windows automatically installs a driver for interfaces 2 and 3 when you connect the board to your computer.
钛金系列 Ti180 M484 Development Board	Install driver for interface 1 only.

To install the driver:

- **1.** Connect the board to your computer with the appropriate cable and power it up.
- 2. Run the Zadig software.



Note: To ensure that the USB driver is persistent across user sessions, run the Zadig software as administrator.

- 3. Choose Options > List All Devices.
- **4.** Repeat the following steps for each interface. The interface names end with (Interface N), where N is the channel number.
 - Select libusb-win32 in the Driver drop-down list.
 - Click Replace Driver.
- 5. Close the Zadig software.

Note: This section describes the instruction to install the libusb-win32 driver for each interface separately. If you have previously installed a composite driver or installed using libusbK drivers, you do not need to update or reinstall the driver. They should continue to work correctly.

Installing Drivers on Linux

The following instructions explain how to install a USB driver for Linux operating systems.

- **1.** Disconnect your board from your computer.
- 2. In a terminal, use these commands:

```
> sudo <installation directory>/bin/install_usb_driver.sh
> sudo udevadm control --reload-rules
```



Note: If your board was connected to your computer before you executed these commands, you need to disconnect and re-connect it.

Program the Development Board

When you generate the Sapphire SoC in the IP Manager, you can optionally generate an example design targeting an 易灵思 development board. Example designs include a bitstream file, soc.hex, so you can get started quickly without having to compile the design.

Table 14: Available Example Designs

Board	Location
钛金系列 Ti60 F225 Development Board	Ti60F225_devkit
钛金系列 Ti180 M484 Development Board	Ti180M484_devkit
Trion [®] T120 BGA324 Development Board	T120F324_devkit

Download the .hex file to the board using these steps:

Connect the board to your computer using a USB cable.



Learn more: Instructions on how to use the Efinity software and board documentation are available in the Support Center.

Chapter 4

Simulate

The IP Manager automatically generates a testbench and top-level file for simulation based on the settings you made in the wizard, including the top-level file generation, I/O connection to the testbench, simulation models, and stimulus such as clock and reset. The testbench bypasses the SPI flash data retrieval step to speed up simulation.



Note: If you manually assign addresses to the peripherals, the default simulation may not function correctly.

- **1.** Open a terminal.
- 2. Change to the Testbench directory for your SoC.
- 3. Set up the Efinity environment:
 - Linux: source /<path to Efinity>/bin/setup.sh
 - Windows: c:\<path to Efinity>\bin\setup.bat
- **4.** Run the simulation using the default application with the command Python3 run.py.



Note: If you want to include the SPI flash retrieval step, run the simulation with the command:

Python3 run.py -f

A successful simulation returns the following messages

To simulate with a different application instead of the default, use the command:

Python3 run.py -b <path to application>/app.bin

When you use a non-default application, the testbench bypasses the default driver and monitor sequences and displays warning messages.

0 -----# 0 [EFX INFO]: Executing custom binary file...
0 [EFX_WARN]: Skipped testbench default driver and monitor sequences.
0 [EFX_INFO]: Running simulation...
0 ------

You need to develop your own sequence for your application.

Launch Efinity RISC-V Embedded Software IDE

Contents:

- Sapphire SoC IDE Backward Compatibility
- Launching the Efinity RISC-V Embedded Software IDE
- Optimization Settings

Sapphire SoC IDE Backward Compatibility

The Efinity software v2022.2 includes the Efinity RISC-V Embedded software IDE for developing RISC-V software applications. Previously, you developed software using the open-source RISC-V SDK. The IDE provides an enhanced environment for developing embedded applications, and recommends that all users switch to it. The IDE has these features and advantages:

- Optimized process for importing projects
 - Eliminates redundant steps to import C/C++ Project Settings
 - Simplifies the sample projects import process with tick boxes
 - Automatically loads the correct C/C++ project settings for both standalone and FreeRTOS sample programs
- Ability to automate makefile generation for new project creation
- Integrated QEMU emulator for 32-bit RISC-V Core
 - Bundled with project examples
 - Allows you to debug without hardware
- Flexible workspace directory
 - RISC-V IDE allows you to point to your project' s BSP and FreeRTOS Kernel
 - Eliminates the need to copy the FreeRTOS Kernel folder to each project's directory, embedded_sw/<SoC module>/software
- Easier debug experience
 - CSR Register View
 - Peripheral Register View
 - FreeRTOS Queue and Task List View

When you configure your SoC in the Efinity IP Manager, the IDE Selection parameter is provided in the Debug tab. If you intend to use the open-source Eclipse software in the RISC-V SDK, select the Legacy Eclipse IDE (OpenOCD v0.10) option. By default, Efinity RISC-V IDE (OpenOCD v0.11) is selected.

SOC	Cache/Memory	Debug	UART	SPI	I2C	GPIO	APB3	AXI4	User Interrupt	User Timer	Base Address	Deliverables	Summary				
JTAG Co	onfiguration																-
2. So 3. If	AG chain debug requii C with multiple cor you want to use the C nly the Connection 1	es and Lega OpenOCD deb	cy Eclipse ID ugger and the	E do not su Efinity Deb	pport JTAG sugger at th	i chain debug ne same time	, turn on the		-		SoC's RTL code to in	lude a soft JTAG T.	AP.				_
Connection	n Type		Standalor	ne			•										
Soft Debug	д Тар		Use	the soft JT/	AG interface	e to commun	icate with the	e openOCD	debugger								
FPGA Tap F	Port		1				•										
Debug a	and Linker Script	s Support															_
2. Th	noose Legacy Eclips The Application Regi The Application Debu	on Size and a	Application 9	stack Size	options mo	dify the linke					memory.						_
IDE Selection	ion		Efinity RI	SC-V IDE (C	penOCD vi	0.11)	•										
Target Boa	ard		Trion T12	0F324 Deve	elopment Bo	oard	•										
Application	n Region Size		124KB				•										
Application	n Stack Size		4KB				•										
Application	n Debug Mode		Turn On b	oy default			•										•
												v	Show Confirm	nation Box	Generate	Clo	ose

Figure 7: IDE Selection Parameter in the Debug tab

Launching the Efinity RISC-V Embedded Software IDE

Windows

Launch the Efinity RISC-V Embedded Software IDE by double-clicking on the Efinity RISC-V IDE shortcut available in the efinity-riscv-ide-<version> folder (example: efinity-riscv-ide-2022.2.3). For easy access, you may transfer the shortcut to the desktop. A new IDE window opens once the IDE is successfully invoked.

You need to select a workspace directory to store the IDE's preferences, configurations and temporary information. Follow these steps:

- 1. Click **Browse** and select your preffered location.
- 2. You may click the **Recent Workspaces** to select a previous workspace.
- 3. Click Launch.

Linux

Launch the Efinity RISC-V Embedded Software IDE in a Linux environment by double-clicking the **efinity-riscv-ide**. Alternatively, you may launch the **efinity-riscv-ide** in the terminal. A new IDE window opens once the IDE is successfully invoked.

You need to select a workspace directory to store the IDE's preferences, configurations and temporary information. Follow these steps:

- 1. Click Browse and select your preffered location.
- 2. You may click the Recent Workspaces to select a previous workspace.
- 3. Click Launch.

Note: You can choose any location for your workspace. If you have selected a folder that does not exist, the IDE automatically creates a folder for you.

Optimization Settings

OpenOCD uses three environment variables, DEBUG, BENCH, and DEBUG_OG. It is simplest to set them variables as global environment variables for all projects in your workspace. Then, you can adjust them as needed for individual projects.

Note: When you configure the SoC in the IP Manager, you can choose whether to turn on the debug mode by default or not. When you generate the SoC, the setting is saved in the **/embedded_sw/bsp/efinix/EfxSapphireSoc/include/soc.mk** file. If you want to change the debug mode, you can change the setting in the IP Configuration wizard and re-generate the SoC or use the following instructions to add the variables to your project and change them there.

Choose **Window** > **Preferences** to open the **Preferences** window and perform the following steps.

🗱 Preferences				
type filter text	Environment		¢	• => • 8
Type filter text General Ant C/C++ Appearance Build Build Targets Build Variables Console Environment Logging Makefile Editor Settings Code Analysis Code Style Core Build Toolchains Debug Editor	Environment Environment variables to set Variable BENCH BSP DEBUG DEBUG_OG FreeRTOS_KERNEL_SRC PATH	Value no efinix/EfxSapphireSoc no no C:\FreeRTOSv10.4.1 \${eclipse_home}//tool		Add Select Edit Delete Undefine
File Types Indexer Language Mappings > MCU Packages > New C/C++ Project V > Property Pages Settin v < >	 Append variables to nativ Replace native environm 		Restore Defaults Apply and Close	Apply Cancel

- 1. In the left navigation menu, expand C/C++ > Build.
- 2. Click C/C++ > Build > Environment.
- 3. Click Add to add the following environment variables:
- 4. Click Apply and Close.

Table 15: Environment Settings for Preferences Window

Variable	Value	Description
DEBUG	no	Enables or disables debug mode. no: Debugging is turned off yes: Debugging is enabled (-g3)
		Note: Setting the DEBUG to no prevents you from debugging step by step in the IDE but saves memory resources.
DEBUG_OG	no	Enables or disables optimization during debugging. Use an uppercase letter O not a zero. no: No optimization for debugging (-O0 setting) yes: Optimization for debugging (-Og setting)
BENCH	no	Modify the optimization level when DEBUG is set to no . no: Optimization for size (-Os) yes: Optimization for speed (-O3)

Alternatively, you may modify the variable through the projects's makefile similar to how it is done for coremark demo project.

```
PROJ_NAME=coremark
STANDALONE = ..
DEBUG=no
BENCH=yes
CFLAGS += -DITERATIONS=2000
SRCS = $ (wildcard src/*.c) \
$ (wildcard src/*.cp) \
$ (wildcard src/*.s) \
$ (wildcard src/*.s) \
$ (wildcard src/*.s) \
$ (sTANDALONE}/common/start.S
include $ {STANDALONE}/common/start.s
include $ {STANDALONE}/common/riscv64-unknown-elf.mk
include $ {STANDALONE}/common/standalone.mk
```



Note: Refer here for more information on the optimization settings.

Create, Import, and Build a Software Project

Contents:

- Create a New Project
- Import Sample Projects
- Build

After you set up your IDE workspace, you are ready to create a new or import an existing project and build it. These instructions walk you through the process using the new project wizard to create a project as well as using the import project wizard to import existing projects and build it.

Create a New Project

In the Project Explorer:

- 1. Click **Create a Project** to open the new project wizard.
- 2. Select the Project > Efinix Makefile Project > Next .
- In the New Efinix Makefile Project Wizard window:
- Select either Standalone or FreeRTOS project type. With this selection, the IDE imports the required header files.
- **4.** Enter your project name. Whitespaces cause error and prevent you to complete the new project creation.
- Click on Browse... > Board Support Package (BSP). BSP location is generated by Efinity when you generate the Sapphire SoC with the IP Manager. Example BSP location: C:/<project name>/embedded_sw/<ip name>/bsp/.
- Select FreeRTOS, browse to the FreeRTOS kernel location. Example FreeRTOS kernel location: C:\FreeRTOSv10.4.1. The location should point to the folder containing the FreeRTOS, FreeRTOS-Plus, and tool folders.



Note: recommends you use FreeRTOSv10.4.1 for development and verification purpose. You may download the **FreeRTOS here**.

- 7. The new project location shows up.
- 8. Click Finish.

🐯 New Efinix Makefile P				×	
Create New Efinix Mal					
Create new Efinix makef	ile project				
Project type	Standalone	○ FreeRTOS			
Project name	new_standalone_pr	roject			
BSP location	C:\training\demo\	embedded_sw\def_	Browse	Variable	es
FreeRTOS kernel location	1		Browse	Variable	es
🗹 Create launch config	urations				
Project location	C:\training\demo\	embedded_sw\def_			
(?)	< Back Ne	xt > Fini	sh	Cancel	
	110				

Figure 8: Create New Efinix Makefile Project Wizard for Standalone Project

Figure 9: Create New Efinix Makefile Project Wizard for FreeRTOS Project

😻 New Efinix Makefile P				\times				
Create New Efinix M								
Create new Efinix makefile project								
Project type	◯ Standalone		• FreeRTOS					
Project name	new_freertos_pro	oject						
BSP location	C:\training\demo	C:\training\demo\embedded_sw\def_soc\bsp						
FreeRTOS kernel location C:\FreeRTOSv10.4.1					Variab	les		
Create launch configu								
Project location	C:\training\demo	o\embedded_sw\def	_soc\software\fre]				
0	< <u>B</u> ack	<u>N</u> ext >	<u>F</u> inish	(Cancel			

The new projects are updated in the **Project Explorer** pane. All required files are imported automatically. Launch scripts for **softTap**, **ti**, and **trion** configurations are generated automatically.

Figure 10: Project Explorer Pane Showing All Projects Created

Project Explorer ×	E 🕏 🏹 🕴 🗖 🖬
👻 😂 new_freertos_pr	oject
> 🔊 Includes	
> 🗁 src	
🗋 makefile	
new_freertos	_project_softTap.launch
new_freertos	_project_ti.launch
new_freertos	_project_trion.launch
👻 😂 new_standalone	_project
> 🔊 Includes	
> 🗁 src	
🗟 makefile	
🖹 new_standal	one_project_softTap.launch
🗎 new_standal	one_project_ti.launch
🖹 new_standal	one_project_trion.launch

You can now browse the source files. To build the project, right-click on the project and select **Clean Project** > **Build Project**. The compilation output shows in the **Console** window.

Figure 11: Output Console Showing the Newly Generated Standalone Project Built Successfully




Figure 12: Output Console Showing the Newly Generated FreeRTOS Project Built Successfully

```
🖹 Problems 🖉 Tasks 📮 Console × 🔲 Properties
CDT Build Console [new_freertos_project]
14:53:04 **** Build of configuration Default for project new_freertos_project ****
make all
CC src/new_freertos_project.c
CC C:\FreeRTOSv10.4.1/FreeRTOS/Source/croutine.c
CC C:\FreeRTOSv10.4.1/FreeRTOS/Source/event_groups.c
CC C:\FreeRTOSv10.4.1/FreeRTOS/Source/list.c
CC C:\FreeRTOSv10.4.1/FreeRTOS/Source/queue.c
CC C:\FreeRTOSv10.4.1/FreeRTOS/Source/stream_buffer.c
CC C:\FreeRTOSv10.4.1/FreeRTOS/Source/tasks.c
CC C:\FreeRTOSv10.4.1/FreeRTOS/Source/timers.c
CC C:\FreeRTOSv10.4.1/FreeRTOS/Source/portable/MemMang/heap_4.c
CC C:\FreeRTOSv10.4.1/FreeRTOS/Source/portable/GCC/RISC-V/port.c
CC C:\FreeRTOSv10.4.1/FreeRTOS/Source/portable/GCC/RISC-V/portASM.S
CC ../common/start.S
LD new_freertos_project
Memory region
                      Used Size Region Size %age Used
             ram:
                        64384 B
                                      124 KB
                                                  50.71%
14:53:07 Build Finished. 0 errors, 0 warnings. (took 2s.229ms)
```

Import Sample Projects

provides sample projects to help you get started with Sapphire SoC. The sample projects are generated with the Efinity software. The followings steps explain how to import existing projects into the IDE:

- 1. In the Project Explorer, click on Import Projects... to open the Import wizard.
- 2. In the Import wizard, select Efinix Makefile Project in Efinix Projects and click Next.

Import		×
Select		Ľ
Import Efinix BSP sample projects into the workspace.		
Select an import wizard:		
type filter text	 	
> 😕 General		
> 🗁 C/C++		
👻 🗁 Efinix Projects		
🗱 Efinix Makefile Project		
> 🗁 Install		
> 🗁 Run/Debug		
> 🗁 Team		
]
? < Back Next > Finish	Cano	el

Figure 13: Import Wizard

- 3. In the Import BSP Sample Project Wizard, click Next to browse to the next BSP location box.
- If you would like to import the FreeRTOS sample projects, browse to the FreeRTOS kernel location. Turn on Create launch configurations and click Next.

Figure 14: Import BSP Sample Project Wizard

Import BSP Sample Project Wizard							
Select BSP Location							
Select BSP location of t	he project						
BSP location	C:\training\demo\embedded	_sw\def_soc\bsp	Br	rowse			
FreeRTOS kernel location	C:\FreeRTOSv10.4.1		Br	rowse			
	Create launch configuration	S					
(?)	(Dask Novt >	Finish	Cance				
	< Back Next >	Finish	Cance	31			



Note: FreeRTOS projects is filtered if the FreeRTOS kernel location is not defined.

The next wizard page shows the **Import BSP Sample Project Wizard**, all sample projects are located in the **embedded_sw/<soc name>/software** are shown. Follow these steps:

- 1. Turn on the specific project to import that project.
- **2.** You may turn on the sub-category, for example: Free RTOS, to import all the projects belonging to that particular sub-category.
- **3.** Alternatively, you may click **Select all / Deselect all** to select or deselect all the projects available.
- 4. Click Next.

Figure 15: Import BSP Sample Project Wizard – List of Projects

😻 Import BSP	Sample Project Wiza	rd			\times
Import BSP S	ample Project				
Select the BSP	sample project(s) to	import into the wo	rkspace		
type filter text					
✓ ✓ freeRTOS	5				~
✓ freerte	osDemo				
🗸 freerte	osDemo2				
🗸 freerte	osUartInterruptDemo)			
🗸 new_f	reertos_project				
🗙 🔳 standalo	ne				
🗌 apb3[Demo				
🗸 axi4D					
🗌 bootl	oader				
	atibilityDemo				
corem					
	imerInterruptDemo				
custo	mInstructionDemo				~
Select all/Des	soloct all				
?	< Back	Next >	Finish	Cancel	



Note: If you have custom programs that need to be exported to the IDE, you may either copy the programs into existing folders (FreeRTOS or Standalone) or you can create a folder at the same level as FreeRTOS and Standalone folders. Automatically, the IDE identifies the folder as a sub-category.

The selected sample projects are imported into the listed workspace in the **Project Explorer** pane.

Figure 16: Project Explorer Pane showing all the Imported Projects

					_
Project Explorer ×		E	\$ 7	8	E
👻 😂 apb3Demo					
Includes					
👌 🗁 build					
> 🗁 src					
🗎 apb3Demo_s	softTap.launch				
🗎 apb3Demo_t	ti.launch				
🗎 apb3Demo_t	trion.launch				
🗋 makefile					
👻 😂 axi4Demo					
Includes					
👌 🗁 build					
> 🗁 src					
🗎 axi4Demo_sc	oftTap.launch				
🗎 axi4Demo_ti.	launch				
🗎 axi4Demo_tri	ion.launch				
🗋 makefile					

You can now browse the source files. To build the project, right-click the project name and select **Clean Project** > **Build Project**. The compilation output shows up in the **Console** window.

Figure 17: Output Console showing the apb3Demo Standalone Project Built Successfully

```
Problems @Tasks 	□ Console × □ Properties
CDT Build Console [apb3Demo]
14:58:20 **** Build of configuration Default for project apb3Demo ****
make all
CC src/main.c
CC ../common/start.S
LD apb3Demo
Memory region Used Size Region Size %age Used
ram: 8320 B 124 KB 6.55%
14:58:21 Build Finished. 0 errors, 0 warnings. (took 476ms)
```

Build

Choose **Project** > **Build Project** or click the Build Project toolbar button. Alternatively, right-click the project name in **Project Explorer** > **Build Project**.

recommends cleaning your project before building to ensure all files are compiled. To clean project, right-click on the project in **Project Explorer** > **Clean Project**.

The makefile builds the project and generates these files in the build directory:

- <project name>.asm—Assembly language file for the firmware.
- <project name>.bin—Firmware binary file. Download this file to the flash device on your board using OpenOCD. When you turn the board on, the SoC loads the application into the RISC-V processor and executes it.
- <project name>.elf—Executable and linkable format. Use this file when debugging with the OpenOCD debugger.
- <project name>.hex—Hex file for the firmware. (Do not use it to program the FPGA.)
- <project name>.map—Contains the SoC address map.

Debug with the OpenOCD Debugger

Contents:

- Launch the Debug Script
- Debug
- Debug Multiple Cores
- Debug Daisy Chain
- Peripheral Register View
- CSR Register View
- FreeRTOS View
- QEMU Emulator

With the development board programmed and the software built, you are ready to configure the OpenOCD debugger and perform debugging. These instructions use the **axiDemo** example to explain the steps required.

Launch the Debug Script

With the Efinity software v2022.2 and higher, debugging scripts are available for each software example in the /embedded_sw/<module>/software/ directory and are imported into your project when you create a new project or importing existing project into the workspace. You can use these scripts to launch the debug mode.

Launch Script	Description
axiDemo_trion.launch	Debugging software on Trion [®] development boards.
axiDemo_ti.launch	Debugging software on 钛金系列 development boards
axiDemo_softTap.launch	Debugging software on Trion or 钛金系列 development boards with the soft JTAG TAP interface. For example, you would need to use the soft TAP if you want to use the OpenOCD debugger and the Efinity [®] Debugger at the same time. (See Using a Soft JTAG Core for Example Designs on page 82.)

Table 16: Debug Configurations



Note: You may receive TAP ID warnings in the Eclipse console when trying to debug a device with **softTap** enabled that is not the Trion T120F324 device. These warnings do not affect the debugging process. To remove these warnings, refer to the troubleshooting guide, **Warning when Debug with softTap** on page 100.

To debug the axiDemo project:

- 1. Right-click axiDemo > axiDemo < family>.launch.
- Choose Debug As > axiDemo > axiDemo_<family>. Efinity RISC-V Embedded Software IDE launches the OpenOCD debugger for the project.
- 3. Click Debug.
- Confirm Perspective Switch window would prompt out. Click Switch to switch from C/C++ perspective to Debug perspective to start the debug process.

Debug

After you click **Debug** in the Debug Configuration window, the OpenOCD server starts, connects to the target, starts the gdb client, downloads the application, and starts the debugging session. Messages and a list of VexRiscv registers display in the **Console**. The main.c file opens so you can debug each step.

- 1. Click the Resume button or press F8 to resume code operation.
- 2. Click Step Over (F6) to do a single step over one source instruction.
- 3. Click Step Into (F5) to do a single step into the next function called.
- 4. Click Step Return (F7) to do a single step out of the current function.
- **5.** Double-click in the bar to the left of the source code to set a breakpoint. Double-click a breakpoint to remove it.
- **6.** Click the **Registers** tab to inspect the processor's registers including the CSR registers.
- **7.** Click the **Memory** tab to inspect the memory contents including the Peripheral register monitors.
- 8. Click the Suspend button to stop the code operation.
- **9.** Turn on any peripheral in the Peripheral pane to add the peripheral to the Memory monitor.
- **10.**When you finish debugging, click **Terminate** to disconnect the OpenOCD debugger.

Figure 18: Perform Debugging

	Terminate Step	Into			
	Suspend Step Resume Step	Over Return			
		Ŷ	The second sec	- CI × · ·	Peripheral Register View
Registers Tab Console	<pre>Console Peopletes S Problems O Executables @Debugger Console Edgese Embedded CDTCMSIS Packs console 222-11-14 11:28:49 Persing SVD file "C:\training\demo\embedded_sw\def_soc\bsp\efinix\Ef; Completed in 14ms.</pre>	Memory X Monitors e clint apio 0 Memory Tab	Register V B gpio 0 V III Input	Addres Value 0.4601500 0.400000001 0.46015000 0.400000000 0.46015000 0.400000000 0.46015000 0.400000000 0.46015000 0.400000000 0.46015000 0.400000000 0.46015020 0.400000000 0.46015020 0.400000000 0.46015020 0.400000000 0.46015020 0.400000000 0.46015020 0.400000000	Memory View

Learn more: For more information on debugging with Eclipse, refer to **Running and debugging projects** in the Eclipse documentation.

Debug - Multiple Cores

By default, the OpenOCD debugger always targets the first core, core 0, when debugging. If your SoC has multiple cores, you can do standalone debugging with a core other than core 0. This debug method uses the openocdServer debug launch scripts, which are available in the **software/standalone/openocdServer** directory. The general procedure is:

- 1. Create an SoC with more than 1 core.
- 2. Import your software project in Efinity RISC-V Embedded Software IDE.
- **3.** Import openocdServer project with **New** > **Makefile Project** with Existing Code.
- 4. Start the OpenOCD server.
 - a. Right-click openocdServer > openocdServer <family>.launch.
 - b. Choose Debug As > openocdServer_<family>.
- **5.** Modify the debug configuration for your application to use the OpenOCD server:
 - a. Right-click <project folder> > Debug As > Debug Configurations.
 - b. Choose GDB OpenOCD Debugging > <launch script> (e.g., axiDemo_trion).
 - c. Click the Debugger tab.
 - d. Turn off Start OpenOCD locally.
 - e. Under **Remote Target**, change the **Port number** for the core you are using (the default is 3333 for core 0).
- 3333: Core 0
- 3334: Core 1
- 3335: Core 2
- 3336: Core 3
- **6.** Click **Debug**. The RISC-V IDE enters into debug mode targeting the CPU that you specified with the port number.

Figure 19: Modify Debug Configuration for another Core

Debug Configurations			_	
Create, manage, and run configurations				1
				2
	Name: apb3Demo_t	rion		
to an effect to a to		▶ Startup ♥OS Awareness ♥ Source □ Common S SVD Path		
Ashling QEMU Simulator Debugging	OpenOCD Setup			
C/C++ Application	Start OpenOCD	locally		
C/C++ Attach to Application	- ·		_	-
C/C++ Postmortem Debugger	Executable path:	\${edipse_home}//openocd/bin/openocd.exe	Browse	Variables
C/C++ Remote Application	Actual executable:	C:\Efinity\untouched_ide\efinity-riscv-ide-2022.2.2\Efinity-RISCV-IDE\//openocd/bin/openocd.exe		
EASE Script		(to change it use the <u>global</u> or <u>workspace</u> preferences pages or the <u>project</u> properties page)		
C GDB Hardware Debugging	GDB port:	3333		
✓				
apb3Demo_softTap	Telnet port:	4444		
🖻 apb3Demo_ti	Tcl port:	6666		
apb3Demo_trion	Config options:	-f.,/_/./bsp/efinix/EfxSapphireSoc/openocd/ftdi.cfg		~
🖸 axi4Demo_softTap		-f///bsp/efinix/EfxSapphireSoc/openocd/debug.cfg		
💿 axi4Demo_ti		e for OpenOCD Allocate console for the telnet connection		
axi4Demo_trion	Allocate consol	e for OpenOCD Allocate console for the teinet connection		
freertosDemo_softTap	GDB Client Setup			
reertosDemo_ti	Start GDB session	nc		
freertosDemo_trion	Executable name:	\$(eclipse_home)//toolchain/bin/riscv-none-embed-gdb.exe	Browse	Variables
freertosDemo2_softTap	Astual avegutables	C\Efinity\untouched_ide\efinity-riscy-ide-2022.2.2\Efinity-RISCV-IDE\/_/toolchain/bin/riscy-none-embed-gdb.exe		
freertosDemo2_ti		C.(himiy/antoachea_lae/elimity-riscv-iae-zozz.z.z/climity-riscv-ibev_/toolchaii/bit/riscv-iiahe-embed-gab.exe		
freertosDemo2_trion	Other options:			
freertosUartInterruptDemo_softTap	Commands:	set mem inaccessible-by-default off		^
C freertosUartInterruptDemo_ti		set arch riscv:rv32		~
c freertosUartInterruptDemo_trion	De altre Film		Deserves	Madalata
new_freertos_project_softTap	Register File:	C:\training\demo\embedded_sw\def_soc/bsp/efinix/EfxSapphireSoc/openocd/sapphire_soc_32bit-reg.xml	Browse	Variables
en new_freertos_project_ti	Remote Target			
environment	Host name or IP a	Iddress: localhost		
e new_standalone_project_softTap		3333		
e new_standalone_project_ti	Port number:	3333		
e new_standalone_project_trion	Force thread list up	update on suspend		
4 Launch Group			R	estore defaults
L				
Filter matched 30 of 30 items		Revert		Apply
0		Debug		Close
U		Debug		close

Debug - Daisy Chain

JTAG allows multiple devices to be connected to an interface in a daisy chain configuration. This allows user to use only one debugger to access multiple devices. In a daisy chain, only TMS and TCK signals are common signals which means these signals are required to be routed to all devices on the board. The first device's TDI is connected to the debugger and its TDO is connected to the TDI of the next device. The connection is shown in the following figure.




Figure 20: Daisy Chain Connection of Multiple Devices

In IP Manager, by default, the SoC has a **standalone** configuration that JTAG cannot access the device which, is outside of SoC. To fix this issue, you need to change the **Connection Type** to **Daisy Chain**. Then, specify the number of additional devices in the chain using the option **Additional Tap Devices (Max)**. The total number of devices in the chain should be **Additional Tap Devices (Max)** + **1**. If you select 5 (five) as option for **Additional Tap Devices (Max)**, then you should have a total of up to 6 (six) devices in the chain.

Figure 21: Daisy Chain Parameter Input


Connection Type	Daisy Chain	•
Additional Tap Devices (Max)	5	*

After generating the SoC, you need to manually edit the debug launch script to include the device information in the chain. The debug launch script is available in embedded_sw/<soc>/bsp/efinix/EfxSapphireSoc/openocd/debug_<type>.cfg. The debug launch script you select depends on the tap type that is being used on the first device, which is either Trion hardened tap, hardened tap, or soft tap.

You need to insert information as described:

- 1. Create a new tap using jtag newtap command to specify other devices in the chain. You need to provide the tap details like IR length, IR capture, and IR mask.
- **2.** Create a new target if there is Sapphire SoC available with the tap.

Figure 22: Example 1: Daisy-Chain with 2 Devices



Example 1: Two devices in the daisy chain, and one of them is running on Sapphire SoC. The debug launch script is:

```
set _CHIPNAME fpga_spinal
set _CHIPNAME1 fpga_spinal1
#device closest to TDO
jtag newtap $ CHIPNAME bridge -expected-id $_CPUTAPID -irlen <unknown> -
ircapture <unknown> -irmask <unknown>
jtag newtap $ CHIPNAME1 bridge -expected-id $_CPUTAPID -irlen <unknown> -
ircapture <unknown> -irmask <unknown>
#device closest to TDI
target create $ CHIPNAME1.cpu0 vexriscv -endian $_ENDIAN -chain-position
$ CHIPNAME1.bridge -coreid 0 -dbgbase 0x10B80000
vexriscv readWaitCycles 12
vexriscv cpuConfigFile $CCPU_YAML
vexriscv jtagMapping 8 8 0 1 2 2 1 1
```

- **3.** Define a name for every device in the chain. Since, there are two devices, give it a name like line 1 and line 2.
- **4.** Create a new tap with the tap details. In the figure, the device closest to the TDO pin is the device that is without Sapphire SoC and the device closest to the TDI is the device with Sapphire SoC. Refer to the following table and fill the <unknown> with the correct tap details.


Device	IR Length	IR Capture	IR Mask
Trion	4	0x5	0xF
	5	0x5	0xF
Soft Tap	4	0x1	0xF

- **Table 17: Tap Details**
- **5.** Create a new target to specify the Sapphire SoC JTAG mapping details. Refer to the following table to insert the correct JTAG mapping.

Table 1	18:	JTAG	Mapping	Details
---------	-----	------	---------	---------

Additional Tap Devices (Max)	JTAG Mapping
1	88012211
2	88012222
3	88012233
4	88012244
5	88012255
6	88012266
7	88012277
8	88012288

Figure 23: Example 2: Daisy Chain with 4 Devices



Example 2: Four devices in the daisy chain, and two of them are running on Sapphire SoC. The debug launch script is:

set _CHIPNAME other set _CHIPNAME1 fpga_spinal1 set _CHIPNAME1 fpga_spinal3 #device closest to TDO jtag newtap \$_CHIPNAME bridge -irlen <unknown> -ircapture <unknown> -irmask <unknown> jtag newtap \$_CHIPNAME1 bridge -expected-id \$_CPUTAPID -irlen <unknown> -ircapture <unknown> -irmask <unknown> jtag newtap \$_CHIPNAME2 bridge -irlen <unknown> -ircapture <unknown> -ircapture <unknown> -irmask <unknown> jtag newtap \$_CHIPNAME3 bridge -expected-id \$_CPUTAPID -irlen <unknown> -ircapture <unknown> -irmask <unknown> #device closest to TDI target create \$_CHIPNAME1.cpu0 vexriscv -endian \$_ENDIAN -chain-position \$_CHIPNAME1.bridge -coreid 0 -dbgbase 0x10B80000 vexriscv readWaitCycles 12 vexriscv jtagMapping 8 8 0 1~2 2 3 3 target create \$_CHIPNAME3.cpu0 vexriscv -endian \$_ENDIAN -chain-position \$_CHIPNAME3.bridge -coreid 0 -dbgbase 0x10B80000 vexriscv readWaitCycles 12 vexrisc

Peripheral Register View

With the Peripheral Register View, you can easily view the value of each register of the peripherals you have enabled for the Sapphire SoC. The view helps you with your debugging process without the need to view through memory addresses.

The IDE automatically points to the .xsvd file generated by the Efinity software. If you want to point to a different xsvd file, you may do it by going to **Debug** > **Debug Configurations** > **SVD Path** and browse to another xsvd.json file. The default generated .xsvd file is located in /bsp/efinix/EfxSapphireSoc/openocd/ sapphire_soc_xsvd.json

Learn more: For more information on **xsvd** format, refer to the **xPack SVD Definitions.** This brings you to the website upon clicking.

Figure 24: SVD Path Tab in Debug Configuration

Debug Configurations			
reate, manage, and run configurations			5
type filter text Image: Second Sec	Name: apb3Demo_trion Main Debugger > Startup OS Awareness > Source Common % SVD Path SVD file (used by the peripheral registers viewer; may be svd.zip) File path: [C\training\demo\embedded_sw\def_soc/bsp/efinix/EfrSapphireSoc/openocd/sapphire_soc_xsvd.json File path: [C\training\demo\embedded_sw\def_soc/bsp/efinix/EfrSapphireSoc/openocd/sapphire_soc_xsvd.json	Browse	Variable
freetosDemo2_softTap freetosDemo2_ti freetosDemo2_tion freetosDathterruptDemo_softTap freetosUartInterruptDemo_ti freetosUartInterruptDemo_tion kew_freetos_project_softTap freetos_project_tion kew_freetos_project_softTap freetos_project_softTap kew_standalone_projet_softTap kew_standalone_project_tion key_standalone_project_tion key_standalone_project_key_standalone_project_key_standalone_project_key_standalone_project_key_standalone_project_key_standalone_project_key_standalone_project_key_standalone_project_key_standalone_project_key_standalone_project_key_standalone_project_key_standalone_project_key_standalone_project_key_standalone_key_standalone_project_key_standalone_key_standalone_key_standalone_key_standalone_key_standalone_key_standalone_key_standalone_key_standalone_key_standalone_key_standalone_key_standalone_key_stan		Revert	Apply
ter matched 30 of 30 items			149
0		Debug	Close

When working with the Peripherals View, note that:

- 1. All available peripherals for the current Sapphire SoC are listed in the **Peripherals** tab.
- 2. To view the specific peripheral, turn on the preferred peripheral.
- **3.** Once you have chosen the peripheral(s), the **Memory Monitor** shows up on the bottom right.
- 4. To view the register, just select the specific peripheral in the Monitor.
- 5. Each register has its own address and value in the memory. Hover your mouse over the register to view more information on each register.
- **6.** The color on the register row changes if the current value is different from the previous value.

🗱 def_soc - apb3Demo/src/main.c - Efinity®	RISC-V Embed	dded Software IDE						-	0	\times
Eile Edit Source Refactor Navigate Search										
🖆 🕶 🖂 🐘 🐘 👻 🗿 🕶 💁 🛩 🕼		N 🕺 👁 🗷 🖶 🗟 🖉 🖉 💌	§] ▼ \$\$ \$\$ \$\$ \$ \$ \$ \$ \$				1			i 🗈 🗟 🖥
🗅 Project Explorer × 📃 🕏	578-0	🗉 0x8 " bsp.h 👘 print.h 🗈 s	tart.S 🗈 main.c ×	- 0	🐡 Variables 🔏 Br	eakpoints 🕯	* Expressions 🕏 Peripherals ×		2 🤹 🖄	■ 8 □
 ✓ Sapb3Demo > Sincludes > Souid > Souid > Source > apb3Demo_softTap.launch > apb3Demo_ti.launch > makefile ✓ saxi4Demo > Sincludes > Souid > sor > axi4Demo softTap.launch 		<pre>void main() { struct ctrl_reg cfg0= u32 data = 0; bsp_init(); #ifdef IO_APB_SLAVE_0_INF bsp_printf("apb3 slav cfg0.lfsr_stop = 1; apb3_ctrl_write(APB0, data = apb3_read(APBE bsp_printf("andrianet(APB0, data = apb3_read(APBE bsp_printf("Random term); if(data = av80) error_state(); </pre>	PUT re 0 demo ! \r\n"); &cfg0);	a);	Peripheral	0xF8015 0xF8016 0xF8C00 0xF8C014	Description Core Local Interrupt (CLINT) Peript General Purpose Input/Output C Inter-Integrated Circuit (I2C) 0 Pe Platform-Level Interpt Controllio Serial Peripheral Interface (SPI) 0 Universal Asynchronous Receiver	on rip er Pe		
		مادم								
axi4Demo_sortap.iaunch	_ _	else		~	6					>
🖹 axi4Demo_ti.launch	`	<		>	<			P = 3	1 2 3 .	>
axi4Demo_ti.launch	> ~ (> 	<	- ¥ ‰ 🗆		C 🛃 📑	. 1	>
axi4Demo_ti.launch pobug ×	i* 8 = 🗆	< ■ Conso × III Regist & Termi [💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> 	Monitors		spi0: 0xF8014000 × 🖗 New Rend	erings		> 8 •
ilaunch axi4Demo_ti.launch	i+ ≗ □ □ ıgging] a (<pre>Conso × III Regist STermi [pb3Demo_trion [GDB OpenOCD Deb 897) mscratch (/32)</pre>	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> 	Vonitors clint	(3) R	legister	erings Address	Ualue	> • 8 •
avi4Demo_ti.launch bebug × avi4Demo_ti.launch clobug × apb3Demo_trion [GD8 OpenOCD Debug	i i i i i i i i i i i i i i i i i i i	Conso × mRegist & Termi [pb3Demo_trion [GDB OpenOCD Deb 897) mscratch (/32) 888) mepc (/32)	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	Monitors • clint • gpio 0	(3) R	legister ⅔ spi0	erings Address 0xF8014000	Value	
axi4Demo_tiJaunch Debug × □ ₩ apb3Demo_trion [GDB OpenOCD Debug * apb3Demo.elf * # Thread #1 (Suspended : Signal : 0:	ii iii iii iii iiiiiiiiiiiiiiiiiiiiii	<pre>c >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>></pre>	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	 donitors clint gpio 0 i2c0 	(3) R	tegister ™ ‰ spi0 > ₩1 cmd	erings Address 0xF8014000 0xF8014000	Value 0x8000	00FF
axi4Demo_tilaunch bebug × apb2Demo_trion (SDB OpenOCD Debug 2 apb3Demo.eff	i i i i i i i i i i i i i i i i i i i	<pre>c megist & Termi [pb3Demo_trion [GDB OpenOCD Deb 887) mscratch (/32) 888) mepc (/32) 899) mcause (/32) 990) mtval (/32)</pre>	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	Monitors Clint gpio 0 i2c0 plic	(3) R	legister	erings Address 0xF8014000 0xF8014000 0xF8014004	Value 0x8000 0x0000	00FF 0100
axi4Demo_tilaunch bebug × □ ≈ apb3Demo_trion (GDB OpenOCD Debug w apb3Demo.elf v ⊕ Thread #1 (Suspended : Signal : 0: main() at mainc:56 0x1f20 al openocd.exe	i i i i i i i i i i i i i i i i i i i	<pre><</pre>	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	Monitors clint gpio 0 i2c0 plic uart0	(3) R	kegister ⅔ spi0 → ﷺ cmd → ﷺ rsp → ﷺ config	erings Address 0xF8014000 0xF8014000 0xF8014004 0xF8014008	Value 0x8000 0x0000 0x0000	00FF 0100 0000
axi4Demo_tilaunch bebug × apb2Demo_trion (SD8 OpenOCD Debug 2 apb3Demo_trion (SD8 OpenOCD Debug 2 apb3Demo_eff 2	issignal 0)	<pre>c megist & Termi [pb3Demo_trion [GDB OpenOCD Deb 887) mscratch (/32) 888) mepc (/32) 899) mcause (/32) 990) mtval (/32)</pre>	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	Monitors Clint gpio 0 i2c0 plic	(3) R	kegister	erings Address 0xF8014000 0xF8014000 0xF8014004 0xF8014008 0xF801400C	Value 0x8000 0x0000 0x0000 0x0000 0x0000	00FF 0100 0000 0000
axi4Demo_tilaunch bebug × apb2Demo_tirin (GDB OpenOCD Debug apb3Demo_elf bebug *1 (Supended : Signal : 0:	igging] a (gging] a (Signal 0)	<pre> Consol × III Regist 3" Termi [pb3Demo_trion [GDB OpenOCD Deb 897) mscratch (/32) 888) mepc (/32) 899) mcause (/32) 990) ntval (/32) 990) ntval (/32) 1985) mtconbost (/32) 1986) mtcombost (/32) 1987) mreset (/32) </pre>	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	Monitors clint gpio 0 i2c0 plic uart0	(3) R	legister S spi0 S III cmd III cmd I	erings Address 0xF8014000 0xF8014000 0xF8014004 0xF8014008 0xF801400C 0xF801400C 0xF8014020	Value 0x8000 0x0000 0x0000 0x0000 0x0000 0x0000	00FF 0100 0000 0000 0000
axi4Demo_tilaunch bebug × apb2Demo_tifon (GDB OpenOCD Debug apb2Demo_tifon (GDB OpenOCD Debug apb3Demo_tif apb3Demo_tif apmain() at main.c56 0x1120 apopenoc4cee bebug	itsignal 0)	Conso × III Regist JTermi [pb3Demo_trion [GDB OpenOCD Deb 897] mscratch (/32) 898} mepc (/32) 990] ntval (/32) 990] ntval (/32) 991] mip (/32) 1985) mtomost (/32) 1986) mrombost (/32) 1987) mreset (/32)	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	Monitors clint gpio 0 i2c0 plic uart0	(3) R	kegister	erings Address 0xF8014000 0xF8014000 0xF8014004 0xF8014008 0xF801400C	Value 0x8000 0x0000 0x0000 0x0000 0x0000	00FF 0100 0000 0000 0000
axi4Demo_tilaunch bebug × apb2Demo_tifon (GDB OpenOCD Debug apb2Demo_tifon (GDB OpenOCD Debug apb3Demo_tif apb3Demo_tif apmain() at main.c56 0x1120 apopenoc4cee bebug	ıgging] a (€Signal 0)	<pre>Conso × III Regist 3" Termi [pb3Demo.trion [GDB OpenOCD Deb 897) mscratch (/32) 898) mepc (/32) 990) mip (/32) 990) mip (/32) 1985) mchoast (/32) 1986) mfronhoast (/32) 1986) mip (/32) 1988) mip (/32) 1988) mip (/32) 1988) mip (/32)</pre>	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	Monitors clint gpio 0 i2c0 plic uart0	(3) R	legister S spi0 S III cmd III cmd I	erings Address 0xF8014000 0xF8014000 0xF8014004 0xF8014008 0xF801400C 0xF801400C 0xF8014020	Value 0x8000 0x0000 0x0000 0x0000 0x0000 0x0000	00FF 0100 0000 0000 0000 0000
axi4Demo_tilaunch bebug × apb2Demo_tirin (GDB OpenOCD Debug apb3Demo_elf bebug *1 (Supended : Signal : 0:	Ingging] a (1):Signal 0)	Conso × III Regist & Termi [pb3Demo_trion [GDB OpenOCD Deb 897) mscratch (/32) 898) mepc (/32) 899) mtcuse (/32) 990) mtval (/32) 990) mtval (/32) 1985) mtchost (/32) 1985) mtchost (/32) 1986) mipi (/32) 1988) mipi (/32) 1988) mipi (/32) 1988) miobase (/32) 1977) cycle (/32)	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	Monitors clint gpio 0 i2c0 plic uart0	(3) R	legister ⅔ spi0 → Ⅲ cmd 4 → Ⅲ rsp → Ⅲ config → Ⅲ interrupt → Ⅲ clOiv → Ⅲ sSSetup	erings Address 0xF8014000 0xF8014000 0xF8014004 0xF8014008 0xF8014002 0xF8014020 0xF8014024	Value 0x8000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000	00FF 0100 0000 0000 0000 0000 0000
axi4Demo_tilaunch bebug × apb2Demo_tifon (GDB OpenOCD Debug apb2Demo_tifon (GDB OpenOCD Debug apb3Demo_tif apb3Demo_tif apmain() at main.c56 0x1120 apopenoc4cee bebug	IF I P I P I I I I I I I I I I I I I I I	<pre>Conso × III Regist & Termi 1 pb3Demo_trion [GDB OpenOCD Deb 897) mscratch (/32) 899) mcques (/32) 990) mtval (/32) 990) mtval (/32) 1985) mtchost (/32) 1986) mtchost (/32) 1987) mreset (/32) 1988) mipi (/32) 1988) mipi (/32) 1988) mipi (/32) 1389) time (/32) 1371) cycle (/32) 1381) time (/32)</pre>	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	Monitors clint gpio 0 i2c0 plic uart0	(3) R	legister Image: Conditional state in the	erings Address 0xF8014000 0xF8014000 0xF8014004 0xF8014008 0xF8014020 0xF8014022 0xF8014028	Value 0x8000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000	00FF 0100 0000 0000 0000 0000 0000 0000
axi4Demo_tilaunch bebug × apb2Demo_tifon (GDB OpenOCD Debug apb2Demo_tifon (GDB OpenOCD Debug apb3Demo_tif apb3Demo_tif apmain() at main.c56 0x1120 apopenoc4cee bebug	IFSignal 0)	Conso × III Regist & Termi [pb3Demo_trion [GDB OpenOCD Deb 897) mscratch (/32) 898) mepc (/32) 899) mtcuse (/32) 990) mtval (/32) 990) mtval (/32) 1985) mtchost (/32) 1985) mtchost (/32) 1986) mipi (/32) 1988) mipi (/32) 1988) mipi (/32) 1988) miobase (/32) 1977) cycle (/32)	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	Monitors clint gpio 0 i2c0 plic uart0	(3) R	legister s ut offa s ut rsp ut config ut interupt s ut interupt s ut interupt s ut sSetup s ut sSetup s ut sSbiable	erings Address 0xF8014000 0xF8014000 0xF8014000 0xF8014000 0xF8014002 0xF8014024 0xF8014024 0xF8014024 0xF8014022	Value 0x8000 0x0000 0x0000	00FF 0100 0000 0000 0000 0000 0000 0000
 ■ axi4Demo_tilaunch ■ Debug × ■ apb3Demo_trion [GDB OpenOCD Debug > apb3Demo.elf > Thread #1 (Suspended : Signal : 0:	ive is a monometric interval in the second	<pre>Conso × III Regist \$"Term 1 pb3Demo_trion [GDB OpenOCD Deb 897) mscratch (/32) 898) mepc (/32) 899) mcause (/32) 990) mtval (/32) 990) mtval (/32) 1985) mtohost (/32) 1986) mipt (/32) 1986) mipt (/32) 1988) mipt (/32) 1989) mitotare (/32) 1318) time (/32) 1319) instruct (/32)</pre>	💼 🗙 🔆 🖻 🗛 🚮 🐼 🖅 🛃 🛃	> • • • • •	Monitors clint gpio 0 i2c0 plic uart0	(3) R	legister [™] sp10 → iii rsp → iii sp → iii sp → iii config → iii interrupt → iii skOlv → iii ssKolu → iii ssHold → iii ssHold → iii ssAtiveHigh	erings Address 0xF8014000 0xF8014000 0xF8014000 0xF8014000 0xF8014000 0xF8014002 0xF8014024 0xF8014028 0xF8014028 0xF8014020	Value 0x8000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000	00FF 0100 0000 0000 0000 0000 0000 0000

Figure 25: GUI with Peripherals View for all Available Peripherals

CSR Register View

The CSR Register View displays all CSR values while you are debugging.

The IDE automatically points to the GDB Description file generated by the IP Manager when you generate the Sapphire SoC. If you want to point to a different .xmI file, you may do it by going to **Debug > Debug Configurations > Debugger** > **GDB Client Setup > Register File** and browse to the new xml file. The default generated xml file is located in /bsp/efinix/EfxSapphireSoc/openocd/ sapphire_soc_32bitreg.xml.

Figure 26: De	ebug Confi	gurations w	vith Reg	gister	File
---------------	------------	-------------	----------	--------	------

👿 Debug Configurations			— 🗆 🗙
Create, manage, and run configurations			1
	Name: apb3Demo_trion		
type filter text	Main S Debugger Startup S Awareness		
C Ashling QEMU Simulator Debugging		Source Common A SVD Path	
C/C++ Application	OpenOCD Setup		
C/C++ Attach to Application	Start OpenOCD locally		
C/C++ Postmortem Debugger	Executable path: \${eclipse_home}//openocd/bin	/openocd.exe	Browse Variables
C/C++ Remote Application	Actual executable: C:\Efinity\untouched_ide\efinity	-riscv-ide-2022.2.2\Efinity-RISCV-IDE\//openocd/bin/openocd.exe	
J EASE Script	(to change it use the global or w	orkspace preferences pages or the project properties page)	
GDB Hardware Debugging	GDB port: 3333	uniferent hierenters haffes er ore funtere heftet	
✓ CGDB OpenOCD Debugging			
apb3Demo_softTap	Telnet port: 4444		
apb3Demo_ti	Td port: 6666		
apb3Demo_trion	Config options: -f///bsp/efinix/EfxSapphireS	oc/openocd/ftdi.cfg	~
📧 axi4Demo_softTap	-f///bsp/efinix/EfxSapphireS		
c axi4Demo_ti		Allocate console for the telnet connection	
axi4Demo_trion	Allocate console for OpenOCD	Allocate console for the telnet connection	
IfreertosDemo_softTap	GDB Client Setup		
freertosDemo_ti	Start GDB session		
IfreertosDemo_trion	Executable name: \${eclipse home}//toolchain/bin	/riscv-none-embed-adb.exe	Browse Variables
IfreertosDemo2_softTap	Astrological teleformeters and the second se	-riscv-ide-2022.2.2\Efinity-RISCV-IDEV/toolchain/bin/riscv-none-embed-gdb.exe	
freertosDemo2_ti		nscv-ide-2022.2.2\Effinity-RISCV-IDEV./tooichain/bin/fiscv-none-embed-gdb.exe	
If reertosDemo2_trion	Other options:		
reertosUartInterruptDemo_softTap	Commands: set mem inaccessible-by-default	t off	^
reertosUartInterruptDemo_ti	set arch riscv:rv32		~
I freertosUartInterruptDemo_trion	Deviator Film Charles and deviation of an ended day and	A def and the fallet of fall and the second face where and the second	Desures Medichles
Inew_freertos_project_softTap	Register File: C:\training\demo\embedded_sv	v\def_soc/bsp/efinix/EfxSapphireSoc/openocd/sapphire_soc_32bit-reg.xml	Browse Variables
Inew_freertos_project_ti	Remote Target		
new_freertos_project_trion new_standalone_project_softTap	Host name or IP address: localhost		
E new_standalone_project_soft lap	Port number: 3333		
I new standalone project trion			
Launch Group	Force thread list update on suspend		
· caulor droup			Restore defaults
Filter matched 30 of 30 items			Reyert Apply
0			Debug Close

When working with the CSR Register View, note that:

- 1. The CSR View is in the **Registers** tab.
- **2.** All supported RISC-V CSRs are listed in the registers depending on the Sapphire SoC configuration (example: FPU enabled, MMU enabled).
- **3.** Each CSR has its own value and description. CSRs are represented in bits and show up in drop-down menu.
- **4.** The cell value is highlighted when the current value is different from the previous value.

🖉 def_soc - axi4Demo/src/main.c - Efinity® RISC-V Em	bedded Software IDE							_	Ð	>
ile <u>E</u> dit <u>Source</u> Refactor <u>Navigate</u> Search <u>P</u> roject	Run Window Help									
		[1] - 1] - 15 4 6 6 -	- I II						Q	i 💼 🖬
Debug × 陷 Project Explorer 🛛 🖼 🖬 🗄 🗖 🗖	Imain() at main.c:124 0x165c	Main c X makefile		- D (x	🛛 Variables 🍨 Br	eaknoints 🚿	Expressions 34	Perinherals >		-
axi4Demo trion [GDB OpenOCD Debugging]	}			^						<u>ا 🖧 (2)</u>
✓ axi4Demo.elf				F	Peripheral	Address	Description			
 Phread #1 (Suspended : Step) 	<pre> •void main() { </pre>				🗌 🛼 clint	0xF8B00	Core Local Inter	rupt (CLINT)	Periphe	e
≡ main() at main.c:133 0x167c	u32 data;				🗌 🕈 gpio 0	0xF8015	General Purpose	e Input/Outp	out Con	n
Jopenocd.exe	bsp_init();				🗌 🛼 i2c0	0xF8016	Inter-Integrated	Circuit (I2C)	0 Perip	p
J riscv-none-embed-gdb.exe					🗌 🛼 plic	0xF8C00	Platform-Level I	nterrupt Co	ntroller	
	<pre>#ifdef SYSTEM_AXI_A_E</pre>	BMB			🗌 🚠 spi0	0xF8014	Serial Peripheral	Interface (S	PI) 0 Pe	e
	bsp printf("axi4	<pre>slave demo ! \r\n");</pre>			🗌 器 uart0	0xF8010	Universal Asynch	hronous Rec	:eiver/Ti	īr
		< AXI_SIZE ; i = i + 4	+){							
	<pre>write_u32(i, </pre>	AXI + 1);								
	for (int <mark>i</mark> =0; i <	< AXI_SIZE ; <mark>i</mark> = i + 4	¥){	~						
	for (int i =0; i <	< AXI_SIZE ; i = i + 4	+){	~	<					2
	<			>	<	0 Memory ×		e 🔤 🙂	5 6 1	- 8
	Console III Registers × 😨 Pro	oblems 🛛 Executables 🖷 Del	ougger Console	>		❶ Memory × Aonito ♣ 🕱		e 📑 🔤	5 5 1	• 8 •
	Console WRegisters × Pro	oblems O Executables R Del Value		>		,		- - - -	5 8 1	• 8
	Console IIII Registers × R Pro Name	oblems O Executables R Del Value	ougger Console	>		,		e 🔤 🛛 🦉	5 5 1	• 8
	Console Registers × Prov Name	oblems O Executables R Det Value	bugger Console Description	>		,			5 8 1	• 8
	Console Registers × R Pro Name > M General Purpose Registers > M CSR m mhartid	oblems I Executables R Det Value	Description Hardware thread ID	>		,			5 B T	× 8 •
	Console Registers × R Pro Name > M General Purpose Registers > M CSR m mhartid	Value	bugger Console Description	>		,		- 1	5 % T	• 8 '
	Console Registers × Pro Name Marce General Purpose Registers Marce Mhartid Marce Mhartid	oblems • Executables • Del Value 0 6144 3	Description Hardware thread ID	>		,			5 B T	• 8
	Console III Registers × Pro Name) III General Purpose Registers III mhartid III mhartid III mhartus III MPP	oblems © Executables @ Del Value 0 6144 3 3	Description Hardware thread ID	>		,			5 B T	▼ 8 °
	Console Registers × Prov Name Mame Minoreal Purpose Registers Minoreal Purpose Regi	oblems O Executables Q Del Value 0 6144 3 0	Description Hardware thread ID	>		,			3 5 1	* 8 *
	Console Registers × Prov Name Mame Minoreal Purpose Registers Minoreal Purpose Regi	Value 0 6144 3 0 0	Description Description Hardware thread ID Machine status register	>		,			5 B 1	* 8
	 < If Registers × IF Provide Registers < If Registers × IF Provide Registers < If Registers × IF Registers < If Registers Registers < If Registers Registers < If Registers < If Registers < If Registers < < <li<< li=""> <li<< td=""><td>oblems O Executables @ Del Value 0 6144 3 3 0 1 4</td><td>Hardware thread ID Machine status register</td><td>></td><td></td><td>,</td><td></td><td>e 1 a 0 2</td><td>5</td><td>· · · · · · · · · · · · · · · · · · ·</td></li<<></li<<>	oblems O Executables @ Del Value 0 6144 3 3 0 1 4	Hardware thread ID Machine status register	>		,		e 1 a 0 2	5	· · · · · · · · · · · · · · · · · · ·
	 Console ■ Registers × ₽ Pro Name M General Purpose Registers M CSR m mhartid m msatus MPP MPE MIE > Im isa > Im ine 	oblems O Executables Q Del Value 0 6144 3 3 0 0 1 4 0	Use and extensions Kachine interrupt-enable regi	>		,		e 1 2 0 2	5 × 1	• 8 '
	Console III Registers × № Pre Name Megisters × № Pre III Registers × № Pre III minitatus IIII minitatus IIII MPP IIII MIE IIII misa IIII mie IIII mite IIIIIII	0 Executables R Del 0 6144 3 3 0 0 1 4 0 0 0 0	Description Description Hardware thread ID Machine status register ISA and extensions Machine interrupt-enable regi Machine trap-handler base ad	>		,			5 × ×	• 8 '
	 Console III Registers × № Prov Name MI General Purpose Registers MI CSR IIII mattus IIII mattus IIII MPE IIII misa IIII misa IIII mie IIII misa IIIII misa IIII misa	Oblems O Executables Re Del Value 0 0 0 6144 3 0 0 0 1 4 0 0 0 0 0 0 0	IsA and extensions Machine interrupt-enable regi Machine transpaneler beginstrations Machine interrupt-enable regi Scratch register for machine tr	>		,			5 % ·	▼ 80 ·

Figure 27: Registers View

FreeRTOS View

The FreeRTOS View includes **Queue** and **Task List**. These views help during your debugging; you can view the available tasks and their priority and status. It also allows you to view the maximum queue length, messages waiting, etc.

Figure 28: Show View Window

😰 Show View		×
type filter text		
 > C/C++ > C/C++ > CMSIS Packs > Debug > FreeRTOS FreeRTOS Queue List FreeRTOS Task List > Help > Make > Scripting > Terminal > Version Control (Team) 		
Open	Cance	I

FreeRTOS **Queue** and **Task List** are not automatically instantiated during the debug session. To view it go to **Window** > **Show View** > **Others...** > **FreeRTOS** > **FreeRTOS Queue List/Free RTOS Task List** and click **Open**.

FreeRTOS (Queue Lis	t ×						🔗 🖲 🖻 🗖
Queue Name		Address 0xaae0	Max Length 4	Item Size 16	Messages Waiting 0	Waiting Tx 0	Waiting Rx 1	
✓ Related	Tasks							
Task	Name	Number						
Tmr	Svc	-						
FreeRTOS 1	ask List	× 0 Memo	ory					🔗 🗄 🖻 🧮 🗖
Task Name	Numb	er Priority	Start of Stack	Top of Stack	Status			
IDLE	-	0	0xa260	0xa9c8	Running			
TX	-	1	0x91e0	0xa128	Blocked			
Tmr Svc	-	4	0xab80	0xb2b8	Suspended			
Rx	-	2	0x8160	0x9078	Suspended			

QEMU Emulator

The QEMU Emulator lets you try out your program without hardware. This feature is helpful for emulating your program before the hardware is ready.

To get started with the QEMU emulator, follow these steps:

- 1. Select Import Projects... in the Project Explorer.
- In the Import Projects window, select General > Existing Projects into Workspace > Next.
- 3. Choose the Select archive file > Browse. Browse to the <Efinity IDE Installation Path>/efinity-riscv-ide-2022.2.2/examples/qemu32-baremetal.zip. Click Open.
- 4. Turn on for qemu32-baremetal project.

Figure 30: Importing QEMU Project

Import				
Import Projects				
Select a directory to sea	rch for existing Eclip	ose projects.		
O Select root directory:			~	Browse
 Select root directory. Select archive file: 	ity-riscv-ide-2022.2	2 2\examples\gem	u32-baremetal zin 🗸	Browse
Projects:	ity hoev lide Lotza	Liz (coumpies (den		browse
✓ qemu32-baremet	al (qemu32-bareme	tal/)		Select All
				Deselect All
				Refresh
Options]
Search for nested pro	ojects			
Copy projects into w		1.0		
Close newly imported Hide projects that alr				
Working sets	,	,		
Add project to work	ing sets			New
Working sets:			~	Select
(?)	< Back	Next >	Finish	Cancel
U	< DdLK	Next >	FIIIISII	Cancer

5. Click Finish.

6. You can now browse through all source files in the project.

Figure 31: Project Explorer Pane showing qemu32-baremetal Project

웥 Project Explorer ×	🖻 🕏 🏹 🕴 🗖 🖻
👻 🖆 qemu32-baremetal	
 Includes 	
> B C:/Efinity/untouched_ide/efinity-	riscv-ide-2022.2.2/toolcha
> B C:/Efinity/untouched_ide/efinity-	riscv-ide-2022.2.2/toolcha
> B C:/Efinity/untouched_ide/efinity-	riscv-ide-2022.2.2/toolcha
👻 🗁 src	
> 🖻 main.c	
> 🖻 spike.h	
> 🛽 startup.S	
scratchpad.lds	
🖹 qemu32_baremetal.launch	

- **7.** To clean the project, right-click the project name and select **Clean Project**. Select **Build Project** to start building the program.
- 8. To start debugging the QEMU, right-click on the QEMU project and select
 Debug As > Debug Configurations....
- 9. In the Debug Configurations, select qemu32_baremetal in Ashling_QEMU Simulator Debugging.

10.Click **Debug** to start the debugging process.




Note: Windows Security Alert might prompt you to ask for permission to allow the QEMU machine emulator to run. Click **Allow access**.

Linux Support

In Linux operating systems, you may encounter the exit code -1 issue when you try to clean and/or build qemu32-baremetal. This issue is due to an incompatibility between the latest Eclipse CDT and the build tool v4.2.1.

Figure 32: Exit Code Issue



To resolve the exit code issue for a QEMU project or C, manage these changes to your project in Linux environment:

- **1.** Right-click at the **Project** > **Properties**.
- 2. Go to C/C++ Build > Tool Chain Editor.
- 3. Choose CDT Internal Builder for the current builder selection.
- 4. Click Apply and Close.

Now, you can clean, build and run your QEMU project.

Figure 33: Exit Code Solution

	Properties for qemu32-baremetal	• • • • • • • • • • • • • • • • • • • •
type filter text	Tool Chain Editor	⟨¬ ▼ ¬⟩ ▼ 8°
 Resource Builders C/C++ Build 	Configuration: Debug [Active]	Manage Configurations
Build Variables Environment	Display compatible toolchains only	
Logging Settings	Current toolchain: RISC-V Cross GCC	•
Tool Chain Editor C/C++ General MCU	Current builder: Gnu Make Builder CDT Internal Builder	•
Project Natures Project References Run/Debug Settings	Used tools Gnu Make Builder GNU RISC-V Cross Assembler GNU RISC-V Cross C Compiler GNU RISC-V Cross C++ Compiler GNU RISC-V Cross C Linker GNU RISC-V Cross Archiver GNU RISC-V Cross Create Flash Image GNU RISC-V Cross Create Listing GNU RISC-V Cross Print Size	Select Tools
		Restore Defaults Apply
?		Cancel Apply and Close

Boot Sequence

Contents:

- Boot Sequence: Case A
- Boot Sequence: Case B
- Boot Sequence: Case C
- Booting Multiple Cores

When the SoC loads and runs your software application, there are several boot sequence scenarios, depending on where the application is stored. With a bootloader, the embedded program loads the user binary from secondary memory to primary memory during boot up. If your software application is small enough (less than 4 KB), you can embed it in the on-chip RAM. It is recommended to follow the procedure in Modify the Bootloader for building an embedded user application.




Table 19: User Application

ltem	Case A	Case B	Case C
Bootloader needed?	Yes	Yes	No
Application storage	SPI flash	SPI flash	On-chip RAM
Execute location	External memory	On-chip RAM	On-chip RAM


The following sections describe these cases in more detail.

The Sapphire SoC supports multiple cores; **Booting Multiple Cores** on page 52 describes the programming sequence.

Boot Sequence: Case A

The following figure shows the interaction of the FPGA, SPI flash, and external memory during booting.

Figure 35: Boot Sequence Diagram



Notes:

- 1. The bitstream has a default start address of 0x0000 0000 in the Efinity Programmer.
- 2. The application has a start address of 0x0038 0000.
- 3. The bootloader reads the SPI flash data from $0x0038_0000$.
- 4. The CPU starts at 0xF900_0000. The default On-Chip RAM size is 4 KB.
- 5. The bootloader copies the SPI flash data to external memory address 0x0000_1000 and redirects the address to 0x0000_1000 for execution.

The system starts from the PC's 0xF900_0000, which is the starting address of the on-chip RAM. The bootloader, which reads a larger user application from the SPI flash, is embedded by default.


- 1. The PC starts at the system address 0xF900_0000 of the on-chip RAM.
- **2.** The bootloader starts reading the SPI Flash address 0x38_0000 for the user application.
- **3.** The bootloader writes the user application to external memory starting from system address 0x0000_1000.
- **4.** The bootloader finishes reading the user application from the SPI flash.
- **5.** The PC jumps to system address 0x0000_1000 and starts to execute the user application.
- **6.** All accesses remain in the external memory space, which is malloc() by default (unless you specify the on-chip RAM space in the software code)



Note: For RISC-V SoC booting from a flash device, the GPIOs for the SPI signals (system_spi_*) should have the **Register Option** > **register** set in the Interface Designer. Refer to the IP Manager generated example design to see how you should set up the SPI channel.

Boot Sequence: Case B

The following figure shows the interaction of the FPGA and SPI flash during booting.



Notes:

- 1. The bitstream has a default start address of 0x0000_0000 in the Efinity Programmer.
- 2. The application has a start address of 0x0038_0000.
- 3. The bootloader reads the SPI flash data from 0x0038_0000.
- 4. The bootloader copies the SPI flash data to the On-Chip RAM 0xF900_0000 and redirects the address to 0xF900_0000 for execution.
- 5. The last 1 KB of On-Chip RAM is reserved for the bootloader.

The boot sequence is:


- 1. The PC starts at the system address 0xF900 0000 of the on-chip RAM.
- 2. The bootloader starts reading the SPI Flash address 0x0038 0000.
- **3.** The bootloader writes the user application to On-Chip RAM starting from system address 0xF900 0000.
- 4. The bootloader finishes reading the user application from the SPI flash.
- 5. The PC jumps to system address 0xF900_0000 and starts to execute the user application.

Note: For RISC-V SoC booting from a flash device, the GPIOs for the SPI signals (system_spi_*) should have the **Register Option** > **register** set in the Interface Designer. Refer to the IP Manager generated example design to see how you should set up the SPI channel.



Boot Sequence: Case C

The following figure shows the interaction of the FPGA and SPI flash during booting.



Notes:

- 1. The bitstream has a default start address of 0x0000_0000 in the Efinity Programmer.
- 2. The application initial memory file is synthesized with the FPGA bitstream with address 0xF900_0000 for the RISC-V application.
- 3. The CPU starts at 0xF900_0000.

The boot sequence is:

- 1. The system starts from the PC's 0xF900_0000, which is the starting address of the On-Chip RAM.
- **2.** The user application is already compiled with the bitstream. It starts executing automatically from the FPGA's BRAM.

Booting Multiple Cores

If you configure multiple cores, the Sapphire SoC has two or more identical processors that share a common main memory and the same set of hardware I/Os. The processors can execute programs simultaneously; one processor can access the processed data or result from other processors because they are connected in a shared backplane.

With symmetric multi-processing (SMP), you can share the workload across all of the processors, resulting in less time to get a result compared to using a single-core processor. Thus, SMP helps improve overall system throughput and performance. The following flow chart explains how to do multi-core programming in a baremetal environment.

Figure 38: Boot Sequence for Multiple Cores




Table 20: SMP Helper Functions

File	Description
start.S	Functions to lock and unlock additional cores directory. To enable these functions, you should include following flag in your makefile:
	CFLAGS+=-DSMP
smpInit.S	Function to initialize the core.

These files are located in the embedded_sw/standalone/common/ directory.

Each core has a dedicated interrupt ID for the PLIC to determine which core serves the external interrupts. Refer to **bsp/efinix/EfxSapphireSoc/include/soc.h** for the interrupt ID definitions for each core:

```
#define SYSTEM_PLIC_SYSTEM_CORES_0_EXTERNAL_INTERRUPT 0
#define SYSTEM_PLIC_SYSTEM_CORES_1_EXTERNAL_INTERRUPT 1
#define SYSTEM_PLIC_SYSTEM_CORES_2_EXTERNAL_INTERRUPT 3
```

For the Clint timer interrupt, each core has a dedicated MTIMECMP register that you can use to set the trigger. You should provide the hart ID to the API to determine which core receives the interrupt from the Clint timer. For example:

```
clint_setCmp(BSP_CLINT, TriggerValue, HartID);
```

Each core has a dedicated floating-point unit, Linux memory management unit, and custom instruction interface, if these features are enabled in IP Manager.

Create Your Own RTL Design

Contents:

- Target another FPGA
- Target another 易灵思 Board
- Target Your Own Board
- Create a Custom AXI4 Slave Peripheral
- Create a Custom APB3 Peripheral
- Use another DDR DRAM Module (Trion Only)
- Use the I2C Interface for DDR Calibration
- Remove Unused Peripherals from the RTL Design

After you have explored the Sapphire SoC using the included example Efinity[®] project, you can use these tips to modify the design for your own use.



Note: recommends that you use the provided example design project as a starting point instead of creating a new project.

Target another FPGA

To change the design to target a different FPGA:

- **1.** Edit the project to change the FPGA, package, and speed grade.
- 2. Update the interface design.
 - a. Open the Interface Designer. The software prompts you that a device change was detected. Click Update Design. The Interface Designer opens and shows invalid assignments in the Message Viewer.
 - **b.** Open the Resource Assigner.
 - **c.** Click the instance name in the Message Viewer. The software jumps to that assignment in the Resource Assigner. Pick a new resource and press enter.
 - d. Continue re-assigning pins until all assignments are valid.
 - e. Generate a constraint file and close the Interface Designer.
- **3.** Compile your modified design.

Target another 易灵思 Board

The Sapphire SoC BSP includes FTDI configuration files that specify the FTDI device VID and PID and board description for 易灵思 development boards.

When you configure the SoC, you can choose which 易灵思 board to target with the **Debug tab** > **Target OpenOCD** option. To target another board, change this option and re-generate the SoC files.

Table 21: Provided FTDI Configuration Files

File	Use for
ftdi.cfg	Trion development board
ftdi_ti.cfg	钛金系列 development board

If you do not want to re-generate the SoC, you can also change the target 易灵思 board manually by editing the .cfg file. However, if you want to target your own board, refer to Target Your Own Board on page 56 because the 易灵思 drivers specifically target the FTDI chips used on 易灵思 boards and your board will probably not have that chip.

To target a different 易灵思 development board manually, follow these steps with the development board attached to the computer:

- **1.** Open the Efinity[®] Programmer.
- Click the Refresh USB Targets button to display the board name in the USB Target drop-down list.
- **3.** Make note of the board name.
- 4. In a text editor, open the ftdi.cfg or ftdi_ti.cfg file in the embedded_sw/<SoC module>/bsp/efinix/EfxSapphireSoC/openocd directory.
- 5. Change the ftdi_device_desc setting to match the board name. For example, use this code to change the name from Trion T120F324 Development Board to Trion T120F576 Development Board:

```
interface ftdi
ftdi_device_desc "Trion T120F324 Development Board"
#ftdi_device_desc "Trion T120F576 Development Board"
ftdi_vid_pid_0x0403 0x6010
```

- 6. Save the file.
- 7. Debug as usual in OpenOCD.

Target Your Own Board

For your own board, you generally use an FTDI cable or another JTAG cable or module. You can also use an FTDI chip on your board.

Using the FTDI Module or FTDI C232HM-DDHSL-0 JTAG cable

The Sapphire SoC also includes a configuration file for the FTDI Module or FTDI C232HM-DDHSL-0 JTAG cable (c232hm_ddhsl_0.cfg), which bridges between your computer's USB connector and the JTAG signals on the FPGA. If you use external JTAG cable to connect your board to your computer, you can simply use this configuration file instead of ftdi.cfg or ftdi_ti.cfg. You may select your preffered external JTAG cable in **Debug and Linker Scripts Support** under the Debug tab in the IP Manager.

Ż

Note: does not recommend the FTDI Chip C232HM-DDHSL-0 programming cable due to the possibility of the FPGA not being recognized or the potential for programming failures. You are encourage to use FTDI chip FT2232H or FT4232H mini-module.



Note: Refer to Connect the FTDI Mini-Module on page 83 for instructions on using the cable.

Using another JTAG Cable or Module

Generally, when debugging your own board you use a JTAG cable to connect your computer and the board. Therefore, you need to use the OpenOCD driver for that cable when debugging. OpenOCD includes a number of configuration files for standard hardware products. These files are located in the following directory:

openocd/build-win64/share/openocd/scripts/interface (Windows)

openocd/build-x86_64/share/openocd/scripts/interface (Linux)

You can also write your own configuration file if desired.

Follow these instructions when debugging with your own board:

- 1. Connect your JTAG cable to the board and to your computer.
- 2. Copy the OpenOCD configuration file for your cable to the bsp/efinix/ EfxSapphireSoc/openocd directory.
- 3. Follow the instructions for debugging, except target your configuration file instead of the ftdi.cfg (Trion) or ftdi_ti.cfg (钛金系列) file.

-f <path>/bsp/efinix/EfxSapphireSoc/openocd/<my cable>.cfg

Using an FTDI Chip on your Board

When you configure the Sapphire SoC in the IP Configuration wizard, choose **Target OpenOCD** > **Custom**. Then, specify your board name. When you generate the SoC, the **ftdi.cfg** file is populated with your board name. Edit the file for your board's VID and PID.

Create a Custom AXI4 Slave Peripheral

When you generate an example design for the Sapphire SoC, the IP Manager creates an example AXI4 peripheral and software code that you can use as a template to create your own peripheral. This example uses the simple dual-port RAM design to write to and read from the CPU through the AXI4 interface.

- Refer to the axi4_slave module in design_modules.v in the T120F324_devkit, Ti60F225_devkit, Or Ti180M484_devkit directory for the RTL design.
- Refer to main.c in the embedded_sw/<SoC module>/software/standalone/axiDemo/src directory for the C code.

Create a Custom APB3 Peripheral

When you generate an example design for the Sapphire SoC, the IP Manager creates an APB3 peripheral and software code that you can use as a template to create your own peripheral. This simple example shows how to implement an APB3 slave wrapper.

- Refer to the apb3_slave module in design_modules.v in the T120F324_devkit, Ti60F225_devkit, Or Ti180M484_devkit directory for the RTL design.
- Refer to main.c in the embedded_sw/<SoC module>/software/standalone/apb3Demo/src directory for the C code.

Use another DDR DRAM Module (Trion Only)

The Trion[®] T120 BGA324 Development Board has an LPDDR3 DRAM module with 256 Mbits x 16 bits supporting up to 4 Gb. If you want to target a different module, you need to update the DDR block in the Interface Designer to reflect the specifications for your module.



Note: Refer to the Trion DDR DRAM Block User Guide for more information on changing the DDR block.

Use the I²C Interface for DDR Calibration

You can use the I²C interface to calibrate and reset the DDR DRAM interface on the Trion[®] T120 BGA324 Development Board or Trion[®] T120 BGA576 Development Board. If you want to use calibration:

- 1. In the Efinity Interface Designer, select the DDR block and turn on **Enable Control** in the Block Editor's **Control** tab. Save.
- **2.** In your RTL design, connect the I²C interface to the DDR block's I²C interface. See the following example code:

```
// top level port
output ddr_inst1_CFG_SCL_IN,
output ddr_inst1_CFG_SDA_IN,
input ddr_inst1_CFG_SDA_OEN,
// assignment
assign ddr_inst1_CFG_SDA_OEN workaround = ddr_inst1_CFG_SDA_OEN;
assign ddr_inst1_CFG_SDA_IN = system_i2c_2_io_sda_write &&
ddr_inst1_CFG_SDA_OEN workaround;
assign ddr_inst1_CFG_SCL_IN = system_i2c_2_io_scl_write;
assign system_i2c_2_io_sda_read = system_i2c_2_io_sda_write &&
ddr_inst1_CFG_SDA_OEN workaround;
assign system_i2c_2_io_scl_read = system_i2c_2_io_scl_write;
// SoC connection
.system_i2c_2_io_sda_read (system_i2c_2_io_sda_write),
.system_i2c_2_io_scl_write (system_i2c_2_io_scl_write),
.system_i2c_2_io_scl_read (system_i2c_2_io_scl_write),
.system_i2c_2_io_scl_read (system_i2c_2_io_scl_write),
.system_i2c_2_io_scl_read (system_i2c_2_io_scl_write),
```

3. Connect the DDR control pins in the Interface Designer's DDR Block Editor.

Remove Unused Peripherals from the RTL Design

The Sapphire SoC includes a variety of peripherals. if you do not want to use a peripheral, simply remove the signal name from within the parentheses () in the SapphireSoc SapphireSoc_inst definition in the top-level Verilog HDL file. For example, the SoC instantiation has these signals:

.system i2c 0 io sda write	(system i2c 0 io sda write),
.system i2c 0 io sda read	(system_i2c_0_io_sda_read),
.system_i2c_0_io_scl_write	(system_i2c_0_io_scl_write),
.system_i2c_0_io_scl_read	(system_i2c_0_io_scl_read),

To disable I^2C 0, remove the signal name in () as shown below:

.system i2c 0 io sda write	(),
.system i2c 0 io sda read	(),
.system_i2c_0_io_scl_write	(),
.system_i2c_0_io_scl_read	(),

Create Your Own Software

Contents:

- Deploying an Application Binary
- About the Board Specific Package
- Address Map
- Example Software

Now that you have explored the methodology for designing with the Sapphire SoC, you can develop your own software applications.

Deploying an Application Binary

During normal operation, your user binary application file (.bin) is stored in a SPI flash device. When the FPGA powers up, the Sapphire SoC copies your binary file from the SPI flash device to the DDR DRAM module, and then begins execution.

For debugging, you can load the user binary (.elf) directly into the Sapphire SoC using the OpenOCD Debugger. After loading, the binary executes immediately.



Note: The settings in the linker prevent user access to the address. This setting allows the embedded bootloader to work properly during a system reset after the user binary is executed but the FPGA is not reconfigured.

Boot from a Flash Device

When the FPGA boots up, the Sapphire SoC copies your binary application file from a SPI flash device to the external memory module, and then begins execution. The SPI flash binary address starts at 0x0038 0000.

To boot from a SPI flash device:

- **1.** Power up your board. The FPGA loads the configuration image from the onboard flash device.
- 2. When configuration completes, the bootloader begins cloning a 124 KByte user binary file from the flash device at physical address 0x0038_0000 to an off-chip DRAM logical address of 0x0000 1000.

Note: It takes ~300 ms to clone a 124 KByte user binary (this is the default size).

3. The Sapphire SoC jumps to logical address 0x0000_1000 to execute the user binary.



Note: Refer to Boot Sequence on page 49 for other possible boot scenarios.

Boot from the OpenOCD Debugger

To boot from the OpenOCD debugger:

- 1. Power up your board. The FPGA loads the configuration image from the onboard flash device.
- 2. Launch Efinity RISC-V Embedded Software IDE .
- **3.** The user binary is suspended on boot up. Click the Resume button to start the program.

N

Note: Refer to Debug with the OpenOCD Debugger on page 35 for complete instructions.

Copy a User Binary to Flash (Efinity Programmer)

To boot from a flash device, you need to copy the application binary to the flash. If you want to store the binary in the same flash device that holds the FPGA bitstream, you can simply combine the two files and download the combined file to the flash device with the Efinity Programmer.

- 1. Open the Efinity Programmer.
- 2. Click the Combine Multiple Image Files button.
- 3. Choose Mode > Generic Image Combination.
- 4. Enter a name for the combined file in Output File.
- 5. Click the Add Image button. The Open Image File dialog box opens.
- 6. Browse to the bitstream .hexfile, select it, and click Open.
- 7. Click the Add Image button a second time.
- 8. Browse to the RISC-V application binary .bin file, select it, and click Open.
- 9. Specify the Flash Address as follows:

File	Address
Bitstream	0x0000000
RISC-V application binary	0x00380000

Figure 39: Combining a Bitstream and RISC-V Application Binary

010 □	Combine Multiple	e Image Files			×
М	ode	Generic Image C	Combination		•
Οι	itput File	Combined.hex			
Οι	Itput Directory	C:\Efinity\2021.1			
_					
	Flash Addres	ss Flash Length	Image File		
	0x00000000	0x000c0685	bitstream.hex		
:	2 0×00380000	0x000024fa	riscv_firmware.bin		01+
					01
					•
				Close App	лу

10.Click **Apply**. The software creates the combined .hex file in the specified **Output Directory** (the default is the project **outflow** directory).

11.Program the flash with the .hex file using **Programming Mode** > **SPI Active**.

12.Reset the FPGA or power cycle the board.



Note: You can also use two terminals to copy the application binary to flash. Refer to **Appendix: Copy a User Binary to the Flash Device (2 Terminals)** on page 137.

About the Board Specific Package

The board specific package (BSP) defines the address map and aligns with the Sapphire SoC hardware address map. The BSP files are located in the **bsp/**efinix/EfxSapphireSoC subdirectory.

Table 22: BSP Files

File or Directory	Description	
арр	Files used by the example software and bootloader.	
include\soc.mk	Supported instruction set.	
include\soc.h	Defines the system frequency and address map.	
linker\default.ld	Linker script for the main memory address and size.	
linker\default_i.ld	Linker script for the internal memory address and size.	
linker\bootloader.ld	Linker script for the bootloader address and size.	
openocd	OpenOCD configuration files.	

Address Map

Because the address range might be updated, recommends that you always refer to the parameter name when referencing an address in firmware, not by the actual address. The parameter names and address mappings are defined in / embedded_sw/<module>/bsp/efinix/EfxSapphireSoc/include/soc.h.



Note: If you need to update the address map, use the IP Configuration wizard to change the addressing and then re-generate the SoC. Using this method keeps the software **soc.h** and FPGA netlist definitions aligned.

Table 23: Default Address Map, Interrupt ID, and Cached Channels

The AXI user slave channel is in a cacheless region (I/O) for compatibility with AXI-Lite.

Device	Parameter	Size	Interrupt ID	Region
Off-chip memory	SYSTEM_DDR_BMB	4 MB to 3.5 GB	-	Cache
GPIO 0	SYSTEM_GPIO_0_IO_CTRL	4 K	[0]: 12 [1]: 13	I/O
GPIO 1	SYSTEM_GPIO_1_IO_CTRL	4 K	[0]: 14 [1]: 15	I/O
I ² C 0	SYSTEM_I2C_0_IO_CTRL	4 K	8	I/O
l ² C 1	SYSTEM_I2C_1_IO_CTRL	4 K	9	I/O
l ² C 2	SYSTEM_I2C_2_IO_CTRL	4 K	10	I/O
Core timer	SYSTEM_CLINT_CTRL	4 K	_	I/O
PLIC	SYSTEM_PLIC_CTRL	4 K	_	I/O
SPI master 0	SYSTEM_SPI_0_IO_CTRL	4 K	4	I/O
SPI master 1	SYSTEM_SPI_1_IO_CTRL	4 K	5	I/O
SPI master 2	SYSTEM_SPI_2_IO_CTRL	4 K	6	I/O
UART 0	SYSTEM_UART_0_IO_CTRL	4 K	1	I/O
UART 1	SYSTEM_UART_1_IO_CTRL	4 K	2	I/O
UART 2	SYSTEM_UART_2_IO_CTRL	4 K	3	I/O
User timer 0	SYSTEM_USER_TIMER_0_CTRL	4 K	19	I/O
User timer 1	SYSTEM_USER_TIMER_1_CTRL	4 K	20	I/O
User timer 2	SYSTEM_USER_TIMER_2_CTRL	4 K	21	I/O
User peripheral 0	IO_APB_SLAVE_0_CTRL	4 K to 1 MB	_	I/O
User peripheral 1	IO_APB_SLAVE_1_CTRL	4 K to 1 MB	_	I/O
User peripheral 2	IO_APB_SLAVE_2_CTRL	4 K to 1 MB	-	I/O
User peripheral 3	IO_APB_SLAVE_3_CTRL	4 K to 1 MB	_	I/O
User peripheral 4	IO_APB_SLAVE_4_CTRL	4 K to 1 MB	_	I/O
On-chip BRAM	SYSTEM_RAM_A_BMB	1 - 512 KB	_	Cache
AXI user slave	SYSTEM_AXI_A_BMB	1 K to 256 MB	-	I/O
External interrupt	_	_	[0]: 16 [1]: 17 [2]: 22 [3]: 23 [4]: 24 [5]: 25 [6]: 26 [7]: 27	I/O


For the cached regions, the burst length is equivalent to an AXI burst length of 8. For the I/O region, the burst length is equivalent to an AXI burst length of 1. The AXI user slave is compatible with AXI-Lite by disconnecting unused outputs and driving a constant 1 to the input port.



Note: The RISC-V GCC compiler does not support user address spaces starting at 0x0000_0000.

The following figure shows the default address map and the corresponding software parameters for modules in the memory space.

Figure 40: Sapphire Memory Space



The following figure shows the default address map and the corresponding software parameters for I/O.

Figure 41: Sapphire I/O Space

0xFF_FFF		
	Interrupt	
SYSTEM_PLIC_CTRL 0xC0_0000		
SYSTEM_CLINT_CTRL 0xB0_0000)
	Custom Logic Space	APB3 Custom Devices
IO_APB_SLAVE_0_INPUT 0x10_0000		J
SYSTEM_USER_TIMER_0_IO_CTRL 0x01_7000		
SYSTEM_I2C_0_IO_CTRL 0x01_6000		Timer, SPI, I ² C,
SYSTEM_GPIO_0_IO_CTRL 0x01_5000		GPIO, UART, up to 256 devices
SYSTEM_SPI_0_IO_CTRL 0x01_4000		
SYSTEM_UART_0_IO_CTRL 0x01_0000		
0x00_0000		0xF800_0000
Default I/O address ofset: 0xF800_0000 Total: 16 MB		

Example Software

To help you get started writing software for the Sapphire, 易灵思 provides a variety of example software code that performs functions such as communicating through the UART, controlling GPIO interrupts, performing Dhrystone benchmarking, etc. Each example includes a makefile and src directory that contains the source code.

Note: Many of these examples display messages on a UART. Refer to the following topics for information on attaching a UART module and connecting to it in a terminal: **Learn how to attach a UART module.**

Learn how to open serial terminal in Efinity RISC-V Embedded Software IDE and connect to the UART module.

Table 24: Example Software Code

Directory	Description
apb3Demo	This example shows how to implement an ABP3 slave.
Axi4Demo	This example illustrates how to implement a user AXI4 slave.
bootloader	This software is the bootloader for the system.
common	Provides linking for the makefiles.
compatibilityDemo	This example shows how to migrate a software application from the Sapphire SoC v1.1 to v2.0 or higher.
coreTimerInterruptDemo	This example shows how to use the clint timer with interrupt.
customInstructionDemo	This example illustrates how to implement a custom instruction.
coremark	This example is a synthetic computing benchmark program.
dhrystone	This example is a synthetic computing benchmark program.
driver	This directory contains the system drivers for the peripherals (I ² C, UART, SPI, etc.). Refer to API Reference on page 101 for details.
fpuDemo	This example shows how to use the floating-point unit.
gpioDemo	This example shows how to control the GPIO and its interrupt.
i2cDemo	This example shows how to connect to an MCP4725 digital-to- analog converter (DAC) using an I ² C peripheral.
i2cSlaveDemo	This example illustrates how an I ² C slave communicates with the master.
memTest	This code performs a memory address and data test.
nestedInterruptDemo	This example shows how to set a higher priority to an interrupt routine, which allows the CPU to prioritize the task execution instead of other interrupts.
openocdServer	This folder provides launch scripts for the openOCD server. Refer to Debug - Multiple Cores on page 37 for details.
smpDemo	This example illustrates how to use multiple cores to execute the Tiny encryption algorithm in parallel.
spiReadFlash	This example shows how to read from a SPI flash device.
spiWriteFlash	This example shows how to write to a SPI flash device.
spiDemo	This code reads the device ID and JEDEC ID of a SPI flash device and echoes the characters on a UART.
uartEchoDemo	This example shows how to use the UART.
uartInterruptDemo	This exmple shows how to use a UART interrupt.
userInterruptDemo	This example demonstrates user interrupts with UART messages.
userTimerDemo	This example shows how to use the user timer with interrupt.

Axi4Demo Design

This example (axi4Demo directory) performs a write and read test for the internal BRAM that is attached to an AXI interface. First, the software writes to the internal BRAM through the AXI interface. Next, it reads back the data and compares it to the expected value. If the data is correct, the software writes Passed to a UART terminal

The AXI bus interrupt pin triggers a software interrupt when write data to the AXI bus is 0xABCD. The design displays these messages in a UART terminal:

```
axi4 slave demo !
Passed!
axi4 slave interrupt demo !
Entered AXI Interrupt Routine, Passed!
```

apb3Demo

This simple software design illustrates how to use an APB3 slave peripheral.

The APB3 slave is attached to a pseudorandom number generator. When you run the application, the Sapphire SoC programs the APB3 slave to stop generating a new random number and reads the last random number generated. The test passes if the returned data is a non-zero value.

```
apb3 slave 0 demo !
Random number:
0xE1ECA84A
Passed!
```

compatibilityDemo

This example (**compatibilityDemo** directory) shows how to migrate an application from the Sapphire Soc v1.1 to v2.0. To run your previously developed software applications on v2.0, include **compability.h** and **bsp.h** at the top of your code. These files map the v2.0 code and driver changes to the old SoC version.

This demo runs a machine timer with interrupt, which was available in v1.1. See **Migrating to the Sapphire SoC v2.0 from a Previous Version** on page 86 for additional migration details.

Hell	lo world	
BSP	MACHINE TIMER	0
BSP	MACHINE TIMER	1
BSP	MACHINE TIMER	2
BSP	MACHINE TIMER	3

coreTimerInterruptDemo

This demo (coreTimerInterruptDemo directory) shows how to use the core timer and its interrupt function. This demo configures the core timer to generate an interrupt every 1 second. It prints messages on a terminal when the SoC is interrupted by the core timer.

core timer interrupt demo ! core timer interrupt 0 core timer interrupt 1 core timer interrupt 2 core timer interrupt 3 core timer interrupt 4 core timer interrupt 5 core timer interrupt 6 core timer interrupt 7 core timer interrupt 8 core timer interrupt 9

coremark

This code (coremark directory) is a benchmark application to measure CPU performance. The final score is calculated based on the result of algorithm processing (e.g., list processing, matrix manipulation, state machine, and CRC). This application is configured to run 2,000 iterations with a runtime of approximately 20s.

When you run the application, it displays information similar to the following in a terminal:

```
coremark app is running, please wait...
2K performance run parameters for coremark.
CoreMark Size : 666
Total ticks
               : 1117963326
Total time (secs): 11.179633
Iterations/Sec : 178.896745
Iterations : 2000
Compiler version : GCC8.3.0
Compiler flags : -03
Memory location : STACK
seedcrc : 0xe9f5
[0]crclist
               : 0xe714
[0]crcmatrix : 0x1fd7
[0]crcstate
               : 0x8e3a
[0]crcfinal : 0x4983
Correct operation validated. See README.md for run and reporting rules.
CoreMark 1.0 : 178.896745 / GCC8.3.0 / -03
 / STACK
```

customInstructionDemo

This demo (customInstructionDemo directory) shows how to use a custom instruction to accelerate the processing time of an algorithm. It demonstrates how performing an algorithm in hardware can provide significant acceleration vs, using software only. This demo uses the Tiny encryption algorithm to encrypt two 32-bit unsigned integers with a 128-bit key. The encryption is 1,024 cycles.

The demo first processes the algorithm with a custom instruction, and then to processes the same algorithm in software. Timestamps indicate how many clock cycles are needed to output results. If both methods output the same results, Passed! prints on a terminal. Otherwise, it prints Failed.

```
custom instruction demo !
please enable custom instruction plugin to run this demo
custom instruction processing clock cycles:1093
software processing clock cycles:36126
Passed!
```

dhrystone Example

The Dhrystone example (dhrystone directory) is a classic benchmark for testing CPU performance. When you run this application, it performs dhrystone benchmark testing and displays messages and results on a UART terminal.

The following code shows example results:

```
Dhrystone Benchmark, Version C, Version 2.2
Program compiled without 'register' attribute
Using time(), HZ=12000000
    Trying 500 runs through Dhrystone:
Final values of the variables used in the benchmark:
    Int Glob:
    should be:
    Bool Glob:
    should be:
                         1
    Enum Loc:
                          1
    should be:
                          1
    Should be: DHRYSTONE PROGRAM, 1'ST STRING
should be: DHRYSTONE PROGRAM, 1'ST STRING
Str_2_Loc: DHRYSTONE PROGRAM, 2'ND STRING
should be: DHRYSTONE PROGRAM, 2'ND STRING
    Microseconds for one run through Dhrystone: 40
    Dhrystones per Second:
                                                                              24472
                       245176
     User Time :
    Number Of Runs : 500
    HZ : 12000000
    DMIPS per Mhz:
                                                                              1.16
```

fpuDemo

This example (fpuDemo directory) shows how to use the floating-point unit to perform various mathematical operations such as calculating sine, cosine, tangent, square root, and division. The demo records the number of clock cycles needed to complete each calculation. You can turn off the floating-point unit in the SoC's IP Configuration wizard to compare the FPU results with those obtained using the base I-extension.

The processing time to obtain the results are faster and the binary size is smaller when using the F/D-extension with floating-point unit.

```
fpu math demo !
rv32i (base-extension) is capable to perform floating-point calculation but
rv32i requires
more processing time and instruction to calculate the result enable fpu with d-
extension
will sharply improve processing time and decrease app binary size
sine processing clock cycles:879
cosine processing clock cycles:864
```

```
tangent processing clock cycles:1148
square root processing clock cycles:2171
division processing clock cycles:377
Input i (in rad): 0.5820
Sine result: 0.5497
Cosine result: 0.8353
Tangent result: 0.6581
Input x: 3828.1234
Square root result: 61.8718
Divsion result: 1040.5619
```

gpioDemo

This example(gpioDemo directory) shows how to use the GPIO and its interrupt function. LED(s) on the development board blink for about 5 seconds and then the application goes into interrupt mode. Toggle system_gpio_0[0] to let the GPIO go into the interrupt routine.

```
gpio 0 demo !
onboard LEDs blinking
gpio 0 interrupt demo !
Ti60 press and release onboard button sw6
T120 press and release onboard button sw7
gpio 0 interrupt routine
```

i2cDemo Example

The I²C interrupt example (i2cDemo directory) provides example code for an I²C master writing data to and reading data from an off-chip MCP4725 device with interrupt. The Microchip MCP4725 device is a single channel, 12-bit, voltage output digital-to-analog converter (DAC) with an I²C interface.

The MCP4725 device is available on breakout boards from vendors such as Adafruit and SparkFun. You can connect the breakout board's SDA and SCL pins to a development board.

The code assumes that the I^2C block is the only master on the bus, and it sends frames in blocks. When you run it, the application connects to the MCP4725 device and increases the DAC value. It also prints the message <code>Start</code> on a UART terminal.

In this example:

- void trap() traps entries on exceptions and interrupt events
- void externalInterrupt() triggers an interrupt event

i2cSlaveDemo Design

This example illustrates how an I²C slave communicates with the master. It uses a 16-bit address and 16-bit data register for read and write. The slave is ready to access the master after the Init Done message displays on the UART.

memTest Example

The memory test example (memTest directory) provides example code that performs a memory test on the external memory module and reports the results on a UART terminal. A successful test prints:

```
Memory test
Passed
```

If the memory test fails, the application prints Failed at address <address >.

nestedInterruptDemo

This demonstration (nestedInterruptDemo directory) illustrates how to escalate from an interrupt routine and to execute higher priority routine. The program returns to the lower priority routine after the higher priority routine finished executing. This demo instantiates two user timers; timer 0 has higher priority than timer 1. Timer 0 interrupts the CPU multiple times. The CPU then executes the timer 0 interrupt routine in the middle of executing the timer 1 interrupt routine.

The demo outputs the following messages to a terminal:

T1S TOS-HP TOE-HP T1E

openocdServer

This code (**openocdServer** directory) contains OpenOCD debug scripts to launch the OpenOCD server without the debugger. This script is intended for multi-core debug in standalone environment. Refer to **Debug - Multiple Cores** on page 37 for more details.

smpDemo

This demo (**smpDemo** directory) illustrates how to use multiple cores to process multiple encryption pat the same time in parallel. Each core is assigned an encryption algorithm with an input keys (each core has a different key). Core 0 prints the final encrypted values after the other cores complete the encryption. If a single core performed the encryption, it would take four times more clock cycles to complete the process.

You are required to set the **Config options** of the **Debug Configurations** for **smpDemo_<config>** as shown in the following figure.

```
-c set RUN_SMP_APP yes
```

Debug Configurations				
Create, manage, and run configurations				Ť.
				5
type filter text	Name: smpDemo_tr			
E Ashling QEMU Simulator Debugging		Startup PS Awareness Source Common SVD Path		
C/C++ Application	OpenOCD Setup			
C/C++ Attach to Application	Start OpenOCD	locally		
C/C++ Postmortem Debugger	Executable path:	\${eclipse_home}//openocd/bin/openocd.exe	Browse	Variables
C/C++ Remote Application	Actual executable:	C:\Efinity\untouched_ide\efinity-riscv-ide-2022.2.2\Efinity-RISCV-IDE\/_/openocd/bin/openocd.exe		
EASE Script		(to change it use the global or workspace preferences pages or the project properties page)		
E GDB Hardware Debugging		3333		
✓ GDB OpenOCD Debugging	Telnet port:	4444		
© apb3Demo_softTap © apb3Demo ti	Tcl port:	6666		
apb3Demo_trion				
■ apisberno_uton ■ axi4Demo_softTap	Config options:	-c 'set RUN_SMP_APP yes' -f/././bsp/efinix/EfxSapphireSoc/openocd/ftdi.cfg		$\hat{}$
📧 axi4Demo_ti		e for OpenOCD Allocate console for the telnet connection		
axi4Demo_trion	Allocate consol	e for OpenOCD Allocate console for the teinet connection		
E smpDemo_softTap	GDB Client Setup			
🗉 smpDemo_ti	Start GDB session	nc		
smpDemo_trion Launch Group	Executable name:	<pre>\$(eclipse_home)//toolchain/bin/riscv-none-embed-gdb.exe</pre>	Browse	Variables
taunch Gloup	Actual executable:	C:\Efinity\untouched_ide\efinity-riscv-ide-2022.2.2\Efinity-RISCV-IDE\//toolchain/bin/riscv-none-embed-gdb.exe		
	Other options:			
	Commands:	set mem inaccessible-by-default off		^
		set arch riscv:rv32		
	Register File:	C:\training\demo\embedded_sw\def_soc/bsp/efinix/EfxSapphireSoc/openocd/sapphire_soc_32bit-reg.xml	Browse	Variables
	Remote Target			
	Host name or IP ad	ddress: localhost		
	Port number:	3333		
Force thread list update on suspend				
			B	estore defaults
		Rever		Apply
Filter matched 19 of 19 items		Keven		Apply
?		Debug		Close

Click Apply and start the debugging by clicking Debug.

Note: Step-by-step debugging is not available in multi-core symmetric processing mode.

The demo outputs the following messages to a terminal:

```
smpDemo with multiple cpu processing
synced!
processing clock cycles:24353
hart 0 encrypted output A:167C6CC6
hart 0 encrypted output B:465E6781
hart 1 encrypted output A:E39A3A87
hart 1 encrypted output A:CA365FF
hart 2 encrypted output A:CB365FF
hart 3 encrypted output B:003FDFA8
hart 3 encrypted output B:62F40A6F
```

spiReadFlashDemo Example

The read flash example (spiReadFlashDemo directory) shows how to read data from the SPI flash device on the development board. The software reads 124K of data starting at address 0x380000, which is the default location of the user binary in the flash device. The application displays messages on a UART terminal:

```
Read Flash Start
Addr 00380000 : =FF
Addr 00380001 : =FF
Addr 00380002 : =FF
...
Addr 0039EFFE : =FF
Read Flash End
```

spiWriteFlashDemo Example

The read flash example (spiWriteFlashDemo directory) shows how to write data to the SPI flash device on the development board. The software writes data starting at address 0x380000, which is the default location of the user binary in the flash device. The application displays address and data messages on a UART terminal:

Write Flash Start WR Addr 00380000 : =00 WR Addr 00380001 : =01 WR Addr 00380002 : =02 ... WR Addr 003800FD : =FD WR Addr 003800FE : =FE WR Addr 003800FF : =FF Write Flash End

spiDemo Example

The SPI example (**spiDemo** directory) provides example code for reading the device ID and JEDEC ID of the SPI flash device on the development board.

- The default base address map of the SPI flash master is 0xF801_4000.
- The default SCK frequency is half of the SoC system clock frequency.
- The default base address of the UART is 0xF801_0000 with a default baud rate of 115200.

The application displays the results on a UART terminal. It continues to print to the terminal until you suspend or stop the application.

```
spi 0 demo !
Device ID : 17
CMD 0x9F : EF4018
CMD 0x9F : EF4018
...
```

uartEchoDemo

This demo (uartEchoDemo directory) shows how to use the UART to print messages on a terminal. The characters you type on a keyboard are echoed back to the terminal from the SoC and printed on the terminal.

```
uart echo demo !
start typing on terminal to send character...
echo character:l
echo character:k
echo character:m
```

UartInterruptDemo Example

The UartInterruptDemo example shows how to use a UART interrupt to indicate task completion when sending or receiving data over a UART. The UART can trigger a interrupt when data is available in the UART receiver FIFO or when the UART transmitter FIFO is empty. In this example, when you type a character in a UART terminal, the data goes to the UART receiver and fills up FIFO buffer. This action interrupts the processor and forces the processor to execute an interrupt/ priority routine that allows the UART to read from the buffer and send a message back to the terminal.

The application displays messages on a UART terminal:

```
RX FIFO not empty interrupt
RX FIFO not empty interrupt
RX FIFO not empty interrupt
```

userInterruptDemo Example

This demo (userInterruptDemo directory) shows how to handle a user interrupt that accepts an interrupt signal from user logic. In this demo, ten seconds after the Sapphire SoC comes out of reset, the user interrupt gets a trigger from the external module. Operation jumps from the main routine to the interrupt routine. When the interrupt code finishes executing, it jumps back to the main routine.

The application displays the messages on a UART terminal:

```
User Interrupt Demo, waiting for user interrupt...
Entered User Interrupt A Routine
```

userTimerDemo

This demo (userTimerDemo directory) shows how use the user timer and its interrupt function. This demo configures the user timer and its prescaler setting, which you use to further scale down the frequency used by the timer's counter. When the timer's counter reaches the targeted tick value, it generates an interrupt signal to interrupt the controller to let the SoC jump from the main routine to the interrupt routine.

user timer 0 demo ! user timer 0 interrupt routine user timer 0 interrupt routine user timer 0 interrupt routine user timer 0 interrupt routine

FreeRTOS Examples

The Sapphire SoC supports the popular FreeRTOS real-time operating system, and includes example software projects targeting the RTOS. For more details on using FreeRTOS, go to their web site at https://www.freertos.org.

Download the FreeRTOS

The freeRTOS examples require you to download FreeRTOS.

- Download the FreeRTOS zip file from https://www.freertos.org. recommends using FreeRTOS v10.4.1.
- **2.** Unzip the folder to any directory.
- 3. Point to the folder when importing existing project or creating new project.

After you have downloaded the FreeRTOS, you use the software projects in the same manner as the other example software.

freertosDemo

This example shows how the FreeRTOS schedular handles two program executions using task and queue allocation. Generally, the FreeRTOS queue is used as a thread FIFO buffer and for intertask communication. This example creates two tasks and one queue; the queue sends and receives traffic. The receive traffic (or receive queue) blocks the program execution until it receives a matching value from the send traffic (or send queue).

Tasks in the send queue sit in a loop that blocks execution for 1,000 miliseconds before sending the value 100 to the receive queue. Once the value is sent, the task loops, i.e., blocks for another 1,000 miliseconds.

When the receive queue receives the value 100, it begins executing its task, which sends the message Blink to the UART peripheral and toggles an LED on the development board.

```
Hello world, this is FreeRTOS
Blink
Blink
Blink
```

freertosDemo2

This example shows how FreeRTOS schedular handles two program executions using a binary semaphore. The semaphore holds the hardware resource until one of the tasks execute, which then releases it to the next task. If the hardware resource is running a task, no other task can use that resource. In this example, two tasks use the same UART peripheral to print messages. By using a semaphore, the two tasks have alternate access to the UART peripheral.

Hello world, this is FreeRTOS Inside uart task 1 loop Inside uart task 2 loop Inside uart task 1 loop Inside uart task 2 loop Inside uart task 1 loop Inside uart task 2 loop

freertosUartInterruptDemo Example

This demo illustrates the same operation as the **uartInterruptDemo**, but it executes using the FreeRTOS software framework. The tasks and queues are allocated to an interrupt routine so that the FreeRTOS scheduler can control the execution with the given priority.

The application displays messages on a UART terminal:

```
Hello world
RX FIFO not empty interrupt
RX FIFO not empty interrupt
RX FIFO not empty interrupt
```

Using a UART Module

Contents:

- Using the On-board UART (钛金系列)
- Set Up a USB-to-UART Module (Trion)
- Open a Terminal
- Enable Telnet on Windows

A number of the software examples display messages on a UART terminal. If you are using a development board, you can simply connect a USB cable to the board and to your computer. For Trion development boards, you need to use a USB-to-UART converter.

Using the On-board UART (钛金系列)

The 钛金系列 Ti60 F225 Development Board has a USB-to-UART converter connected to the Ti60's GPIOL_01 and GPIOL_02 pins. The 钛金系列 Ti180 M484 Development Board has a USB-to-UART converter connected to the Ti180's GPIOR_67 and GPIOR_68 pins. To use the UART, simply connect a USB cable to the FTDI USB connector on the targeted development board and to your computer.

Note: The board has an FTDI chip to bridge communication from the USB connector. FTDI interface 2 on Ti60 and FTDI interface 0 on Ti180 communicate with the on-board UART. You do not need to install a driver for this interface because when you connect the 钛金系列 Ti60 F225 Development Board or 钛金系列 Ti180 M484 Development Board to your computer, Windows automatically installs a driver for it.

Finding the COM Port (Windows)

- 1. Type Device Manager in the Windows search box.
- 2. Expand Ports (COM & LPT) to find out which COM port Windows assigned to the UART module. You should see 2 devices listed as USB Serial Port (COMn) where n is the assigned port number. Note the COM number for the first device; that is the UART.

Finding the COM Port (Linux)

In a terminal, type the command:

ls /dev/ttyUSB*

The terminal displays a list of attached devices.


/dev/ttyUSB0 /dev/ttyUSB1 /dev/ttyUSB2 /dev/ttyUSB3

The UART is /dev/ttyUSB2.

Set Up a USB-to-UART Module (Trion)

The Trion[®] T120 BGA324 Development Board does not have a USB-to-UART converter, therefore, you need to use a separate USB-to-UART converter module. A number of modules are available from various vendors; any USB-to-UART module should work.





- 1. Connect the UART module to the PMOD port J12
 - RX—GPIOT_RXP20, which is pin 1 on PMOD J12
 - TX—GPIOT_RXN21, which is pin 2 on PMOD J12
 - Ground—Use ground pin 5 or 11 on PMOD J12.
- **2.** Plug the UART module into a USB port on your computer. The driver should install automatically if needed.

Finding the COM Port (Windows)

- 1. Type Device Manager in the Windows search box.
- Expand Ports (COM & LPT) to find out which COM port Windows assigned to the UART module; it is listed as USB Serial Port (COMn) where n is the assigned port number. Note the COM number.

Finding the COM Port (Linux)

In a terminal, type the command:

dmesg | grep ttyUSB

The terminal displays a series of messages about the attached devices.

usb <number>: <adapter> now attached to ttyUSB<number>

There are many USB-to-UART converter modules on the market. Some use an FTDI chip which displays a message similar to:

usb 3-3: FTDI USB Serial Device converter now attached to ttyUSB0

However, the Trion[®] T120 BGA324 Development Board also has an FTDI chip and gives the same message. So if you have both the UART module and the board attached at the same time, you may receive three messages similar to:

usb 3-3: FTDI USB Serial Device converter now attached to ttyUSB0 usb 3-2: FTDI USB Serial Device converter now attached to ttyUSB1 usb 3-2: FTDI USB Serial Device converter now attached to ttyUSB2

In this case, the second 2 lines (marked by usb 3-2) are the development board and the first line (usb 3-3) is the UART module.

Open a Terminal

You can use any terminal program, such as Putty, termite, or the built-in terminal in the Efinity RISC-V Embedded Software IDE, to connect to the UART. These instructions explain how to use the built-in terminal while the others are similar.

 In Efinity RISC-V Embedded Software IDE, choose Window > Show View > Terminal. The Terminal tab opens.



- 2. Click the Open a Terminal button.
- 3. In the Launch Terminal dialog box, enter these settings:

Option	Setting
Choose terminal	Serial Terminal
Serial port	COMn (Windows) or ttyUSBn (Linux)
	where n is the port number for your UART module.
Baud rate	115200
Data size	8
Parity	None
Stop bits	1
Encoding	Default (ISO-8859-1)

- 4. Click OK. The terminal opens a connection to the UART.
- 5. Run your application. Messages are printed in the terminal.
- **6.** When you are finished using the application, click the **Disconnect Terminal Connection** button.

Enable Telnet on Windows

Windows does not have telnet turned on by default. Follow these instructions to enable it:

- **1.** Type telnet in the Windows search box.
- 2. Click Turn Windows features on or off (Control panel). The Windows Features dialog box opens.
- 3. Scroll down to Telnet Client and click the checkbox.
- 4. Click OK. Windows enables telnet.
- 5. Click Close.

Unified Printf

Contents:

- Bsp_print
- Bsp printf
- Bsp printf full
- Preprocessor Directives

Prior to Efinity 2022.2, you need specific functions provided in the bsp.h to print various kinds of data such as bsp_printHex, bsp_print, and bsp_printHexDigit. In Efinity 2022.2 or later, introduces unified printf implementation that enables printf implementation that resembles GNU C library, printf function. Unified printf also supports the legacy bsp_print functions for backward compatibility. Starting from Efinity 2022.2 onwards, there are 3 print or printf versions that are available for users to print characters to the UART terminal:

- Bsp_print
- Bsp_printf
- Bsp_printf_full

Bsp_print

Bsp_print is the legacy function that consists of various bsp_print* functions as listed:

- bsp printHex Print 4-byte Hexadecimal characters (example: 0 x 12345678)
- bsp_print Print string with newline at the end
- bsp_printHexDigit Print 1 digit of Hexadecimal value (example: 0 x A)
- bsp printHexByte Print 2 digit of Hexadecimal value (example: 0 x AB)
- bsp printReg Print string followed by 4-byte Hexadecimal characters
- bsp_putString Print string without newline at the end
- bsp putChar Print an 8-bit character

Bsp_printf

Bsp_printf is a lite version of bsp_printf_full where it only supports a minimum number of specifiers. Bsp_printf is located in bsp/efinix/EfxSapphireSoc/app/ print.h. Bsp_printf is enabled by default. An example of calling bsp_printf to print out a hex value of 0x10 is as follows:

bsp_printf("Printing 0x10: %x", 0x10)

It supports the following type:

- 1. Character (%c)
- 2. String (%s)
- 3. Decimal (%d)
- 4. Hexadecimal (%x)
- **5.** Float (%f)



Note: You need to switch the **Enable_Floating_Point_Support** to **1** in the bsp.h to enable the floating point supports. The **Enable_Floating_Point_Support** follows the FPU setting where it would be enabled by default if the FPU is included in the Soc.

Bsp_printf_full

Bsp_printf_full is based on open-source Tiny Printf implementation. This printf function supports most of the specifiers. Bsp_print_full is disabled by default. Bsp_printf_full can be enabled by setting the **ENABLE_BSP_PRINTF_FULL** to **1** in the bsp.h. An example of calling bsp_printf_full to print out hex value of 0x10 is as follows:

bsp_printf_full("Printing 0x10: %x", 0x10)

The bsp printf full follows the following prototype:

%[flags][width][.precision][length]type

Note: By enabling **ENABLE_BRIDGE_FULL_TO_LITE** in the bsp.h and the bsp_printf is disabled, bsp_printf_full can be called with bsp_printf instead. This would be beneficial if your program is already using the bsp_printf but requires additional specifiers support that is supported only in bsp_printf_full function.

Туре	Description	
d or i	Signed decimal integer	
u	Unsigned decimal integer	
b	Unsigned binary	
0	Unsigned octal	
x	Unsigned hexadecimal integer (lowercase)	
X	Unsigned hexadecimal integer (uppercase)	
f or F	Decimal floating point	
e or E	Scientific-notation (exponential) floating point	
g or G	Scientific or decimal floating point	
с	Single character	
S	String of characters	
Р	Pointer address	
%	A % followed by another % character output a single %	

Table 25: Supported Fomat Types

Table 26: Supported Flags

Flag	Description	
-	Left-justify within the given field width; Right justification is the default.	
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a sign.	
(space)	If no sign is going to be written, a blank space is inserted before the value.	
#	Used with o, b, x or X specifiers; the value is preceeded by 0, 0b, 0x or 0X respectively for values other than zero.	
0	Left-pad fills the number with zeros (0) instead of space when padding is specified (see width sub-specifier).	

Table 27: Supported Width

Width	Description	
(number)	Minimum number of characters to be printed. If the value to be printed is shorter than this number, then the result is padded with blank spaces. The value is not truncated even if the result is larger.	
*	The width is not specified in the string format, but as an additional integer value argument preceding the argument that has to be formatted.	

Table 28: Supported Precision

Pecision	Description	
.number	For integer specifiers (d, i, o , u, x, X):	
	Precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros.	
	The value is not truncated even if the result is longer.	
	A precision of zero (0) means that no character is written for the value zero (0).	
	For f and F specifiers:	
	This is the number of digits to be printed after the decimal point. By default, the minimum is 6 (six) and the maximum is 9 (nine) .	
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.	

Table 29: Supported Length

Length	%d, %i	%u, %o, %x, %X
(none)	int	unsigned int
hh	char	unsigned char
h	short int	unsigned short int
1	long int	unsigned long int
II	long long int	unsigned long long int (if Printf_Support_Long_Long is defined)
j	intmax_t	uintmax_t
Z	size_t	size_t
t	ptrdiff_t	ptrdiff_t (if Printf_Support_Ptrdiff_T is defined)

Preprocessor Directives

Unified printf implementation uses preprocessor directives/switches located in the bsp.h to allow customization of the printf function suited to your needs.

Switch	Description	Default
ENABLE_BSP_PRINT	Enable legacy bsp_print functions.	Enabled
ENABLE_BSP_PRINTF	Enable bsp_printf function.	Enabled
ENABLE_BSP_PRINTF_FULL	Enable bsp_printf_full function.	Disabled
ENABLE_FLOATING_POINT_ SUPPORT	Enable floating point printout support.	Follows FPU setting
ENABLE_FP_EXPONENTIAL_ SUPPORT	Enable floating point exponential printout support.	Disabled
ENABLE_PTRDIFF_SUPPORT	Enable pointer difference datatype support.	Disabled
ENABLE_LONG_LONG_SUPPORT	Enable long long datatype support.	Disabled
ENABLE_BRIDGE_FULL_TO_LITE	When enabled and bsp_printf is disabled, the bsp_printf_full can be called using bsp_printf.	Enabled
ENABLE_PRINTF_WARNING	When enabled, warning is printed out when the specifier type is not supported.	Enabled

Table 30: Preprocessor Directives

Using a Soft JTAG Core for Example Designs

Contents:

• Connect the FTDI Mini-Module

The Efinity[®] Debugger uses the hard JTAG TAP interface. Out of the box, the Sapphire SoC example design also uses the hard JTAG TAP interface for OpenOCD. If you try to use the same USB connection to the development board for both applications at the same time, they will conflict. To solve this problem, you use a soft JTAG block to handle the OpenOCD JTAG communication. With this method, you use an FTDI chip cable to connect the board to your computer (the Efinity[®] Debugger uses the USB cable).

The simplest way to implement a soft JTAG interface is to use the IP Manager to output an example design that enables the soft JTAG interface. The IP Manager automatically connects the soft JTAG pins to PMOD J12 when you turn on the Soft Debug Tap option.

Note: does not recommend the FTDI Chip C232HM-DDHSL-0 programming cable due to the possibility of the FPGA not being recognized or the potential for programming failures. You are encourage to use FTDI chip FT2232H or FT4232H mini-module.

Connect the FTDI Mini-Module

When you turn on the Enable Soft JTAG TAP option in the IP Configuration wizard, the example design assigns the JTAG pins to resources in the interface design. Use the following figures to connect the table to the JTAG pins. By default, the C232HM-DDHSL-0 JTAG is targeted. Select your preferred JTAG cable in **Debug and Linker Scripts Support** under the Debug tab in the IP Manager



Note: If you have not already done so, install the driver for the FTDI mini-module as described in **Installing USB Drivers** on page 21.

Connecting to the 钛金系列 Ti60 F225 Development Board

Figure 43: Connecting the FTDI Module or C232HM-DDHSL-0 Cable




Table 31: FTDI to Daughter Card Connections

Port	Resource	MIPI and LVDS Expansion Daughter Card (P2) Pin
ТСК	GPIOR_24	32
TDI	GPIOR_25	34
TDO	GPIOR_27	38
TMS	GPIOR_28	40
GND	-	36

Connecting to the 钛金系列 Ti180 M484 Development Board






Table 32: FTDI to Daughter Card Connections

Port	Resource	MIPI and LVDS Expansion Daughter Card (P1) Pin
ТСК	GPIOL_29	32
TDI	GPIOL_03	34
TDO	GPIOR_66	37
TMS	GPIOR_65	39
GND	-	35/36

Connecting to the Trion® T120 BGA324 Development Board

Figure 45: Connecting the FTDI Module or C232HM-DDHSL-0 Cable




Table 33: FTDI to PMOD Connections

Port	Resource	PMOD (J12) Pin
ТСК	GPIOT_RXN20	7
TDI	GPIOT_RXN21	8
TDO	GPIOT_RXN22	9
TMS	GPIOT_RXN23	10
GND	-	5 or 11

Debugging in Efinity RISC-V Embedded Software IDE

- 1. Open your Efinity RISC-V Embedded Software IDE project.
- 2. Run or debug the software with the OpenOCD debugger using the default_softTap to launch the configuration.
- **3.** Refer to **Debug with the OpenOCD Debugger** on page 35 for complete instructions.
- 4. Open the Debugger to perform hardware debugging.

Migrating to the Sapphire SoC

Contents:

- Migrating to the Sapphire SoC v2.0 from a Previous Version
- Migrating Ruby, Jade, and Opal to the Sapphire SoC

Migrating to the Sapphire SoC v2.0 from a Previous Version

The Sapphire SoC v2.0 available in the Efinity software v2021.2 has many new features compared to previous versions, and the **IP Configuration** wizard and drivers are updated to reflect these new features. Therefore, you cannot automatically migrate an existing design to v2.0. If you want to migrate to v2.0, the following sections provide some guidelines.



Note: recommends that you use v2.0 for all new designs.

IP Configuration Wizard

The configuration options for the Sapphire SoC v2.0 support new features such as more configurable caching, FPU, MMU, and a peripheral clock. Use the following settings to create a v2.0 SoC that is similar to previous versions.

Tab	Option	Setting	Notes
SOC	Peripheral Clock	DISABLE	In v1.x, the APB3 peripherals are driven by the system clock. In v2.0, set this option to DISABLE.
	Custom Instruction	DISABLE	Not supported in v1.x
	Linux Memory Management Unit	DISABLE	
	Floating-point Unit	DISABLE	
	Atomic extension	DISABLE	
Cache/Memory	Data Cache Way	1	In v1.0, the SoC has a fixed I\$ and D\$ cache way (1
	Data Cache Size	4 KB (v1.0) 1 KB, 2 KB, 4 KB, 8 KB, 16 KB, or 32 KB (v1.1)	way) and size (4 KB). In v1.1, the wizard supports 1 ways and 1 KB, 2 4 KB, 8 KB, 16 KB, or 32 KB
	Instruction Cache Way	1	
	Instruction Cache Size	4 KB (v1.0) 1 KB, 2 KB, 4 KB, 8 KB, 16 KB, or 32 KB (v1.1)	
	External Memory AXI3 Interface	DISABLE (v1.0) ENABLE or DISABLE (v1.1)	In v1.x, an external memory interface is not supported with a cacheless CPU
	On-Chip RAM Size	1 KB, 2 KB, 4 KB, 8 KB, 16 KB, 32 KB, 64 KB, 128 KB, 256 KB, or 512 KB	The v1.x SoC supports fewer sizes for On-Chip RAM. Choose one of these options in v2.0 for compatibility.

Table 34: IP Configuration Settings

Tab	Option	Setting	Notes
Debug	Target OpenOCD	See v2.0 options	This option is not supported in v1.0. This option is the same in v1.1 and v2.0.
	Custom Target OpenOCD	See v2.0 options	This option is not supported in v1.0. This option is the same in v1.1 and v2.0.
	OpenOCD Debug Mode	Any	This option is not supported in v1.x. However, you can choose either option because it sets IDE environment variables and does not affect the SoC.

Debug Configuration

The default_softTap debug configuration file is updated in v2.0. Therefore, you cannot use the default_softTap generated with v1.1 with v2.0. If you are using v2.0, you need to remove the old default_softTap debug configuration from your Eclipse project and import the v2.0 one. See Appendix: Import the Debug Configuration on page 136 for instructions. Importing the Debug Configuration is not applicable if you are using Efinity RISC-V Embedded Software IDE as the IDE generates the debug configuration during the import project wizard.

Application Software

In v2.0, the there are several changes to the generated embedded software:

- SoC device names and definitions—The device names and definitions in the soc.h file are updated. The v2.0 embedded software includes the file compability.h, which converts the naming from v1.x to v2.0. Include compability.h at the top of your software application code to convert the names. You can also reference the example compabilityDemo in the /embedded_sw/<module name>/software/standalone folder.
- **Core timer driver**—The machine timer is replaced with the Clint timer, which is a native CPU timer. The software driver code is slightly different than the code for the machine timer. To convert from the machine timer function to the Clint timer function, include the **compability.h** and **bsp.h** at the top of your software application code.

Ż

Note: compatibilityDemo on page 66 provides an example of how to use compability.h and bsp.h.

Migrating Ruby, Jade, and Opal to the Sapphire SoC

The Ruby, Jade, and Opal SoCs are end of life in the Efinity software v2022.1. The following sections provide the parameters you should set in the Sapphire SoC IP Configuration wizard to get the same functionality as Ruby, Jade, or Opal.

Parameter		Setting	Address
SOC	Core Number	1	
	Frequency	Configurable	
	Peripheral Clock	No	
	Cache	Yes	
	Custom Instruction	No	
	Linux Memory Management Unit	No	
	Floating-point unit	No	
	Atomic Extension	No	
Cache/Memory	Data Cache Way	1	
	Data Cache Size	4KB	
	Instruction Cache Way	1	
	Instruction Cache Size	4KB	
	External Memory Interface	Yes	
	AXI Interface Type	AXI3	
	External Memory Data Width	128	
	External Memory Address Size	3.5GB	
	On-Chip RAM Size	Configurable	0xf9000000
	Custom On-Chip RAM Application	No	
Debug	Soft Debug Tap	Configurable	
	FPGA Tap Port	Configurable	
	Target Board	Configurable	
	Application Region Size	-	
	Application Stack Size	-	
	Application Debug Mode	-	
UART	UART0	Yes	0xf8010000
	UART0 Interrupt ID	1	
	UART1	Yes	0xf8011000
	UART1 Interrupt ID	2	
	UART2	No	
	UART2 Interrupt ID	-	
SPI	SPIO	Yes	0xf8014000
	SPI0 Interrupt ID	4	
	SPI1	Yes	0xf8015000

Ruby Configuration

I	Parameter	Setting	Address
	SPI1 Interrupt ID	5	
	SPI2	Yes	0xf8016000
	SPI2 Interrupt ID	6	
12C	12C0	Yes	0xf8018000
	I2C0 Interrupt ID	8	
	I2C1	Yes	0xf8019000
	I2C1 Interrupt ID	9	
	I2C2	Yes	0xf801A0000
	I2C2 Interrupt ID	10	
GPIO	GPIO0	Yes	0xf8000000
	GPIO0 Width	16	
	GPIO0 Interrupt ID	12, 13	
	GPIO1	No	
	GPIO1 Width	-	
	GPIO1 Interrupt ID	-	
APB3	APB3 Slave Size	64KB	
	АРВО	Yes	0xf8800000
	APB1	Yes	0xf8810000
	APB2	No	
	APB3	No	
	APB4	No	
AXI4	AXI Slave	Yes	0xfa000000
	AXI Slave Size	16MB	
	AXI Master 0	Yes	
	AXI Master 0 Data Width	32	
	AXI Master 1	-	
	AXI Master 1 Data Width	-	
User Interrupt	User Interrupt A	Yes	
	User Interrupt A ID	25	
	User Interrupt B	No	
	User Interrupt B ID	-	
	User Interrupt C	No	
	User Interrupt C ID	-	
	User Interrupt D	No	
	User Interrupt D ID	-	
	User Interrupt E	No	
	User Interrupt E ID	-	
	User Interrupt F	No	
	User Interrupt F ID	-	
	User Interrupt G	No	
	User Interrupt G ID	-	
	User Interrupt H	No	

Parameter		Setting	Address
User Timer	User Timer 0	No	
	User Timer 0 Counter Width	-	
	User Timer 0 Prescaler Width	-	
	User Timer 0 Interrupt ID	-	
	User Timer 1	No	
	User Timer 1 Counter Width	-	
	User Timer 1 Prescaler Width	-	
	User Timer 1 Interrupt ID	-	
	User Timer 2	No	
	User Timer 2 Counter Width	-	
	User Timer 2 Prescaler Width	-	
	User Timer 2 Interrupt ID	-	

Jade Configuration

Parameter		Setting	Address
SOC	Core Number	1	
	Frequency	Configurable	
	Peripheral Clock	No	
	Cache	Yes	
	Custom Instruction	No	
	Linux Memory Management Unit	No	
	Floating-point unit	No	
	Atomic Extension	No	
Cache/Memory	Data Cache Way	1	
	Data Cache Size	4KB	
	Instruction Cache Way	1	
	Instruction Cache Size	4КВ	
	External Memory Interface	No	
	AXI Interface Type	-	
	External Memory Data Width	-	
	External Memory Address Size	-	
	On-Chip RAM Size	Configurable	0xf9000000
	Custom On-Chip RAM Application	No	
Debug	Soft Debug Tap	Configurable	
	FPGA Tap Port	Configurable	
	Target Board	Configurable	

I	Parameter	Setting	Address
	Application Region Size	-	
	Application Stack Size	-	
	Application Debug Mode	-	
UART	UART0	Yes	0xf8010000
	UART0 Interrupt ID	1	
	UART1	No	
	UART1 Interrupt ID	-	
	UART2	No	
	UART2 Interrupt ID	-	
SPI	SPIO	Yes	0xf8014000
	SPI0 Interrupt ID	4	
	SPI1	Yes	0xf8015000
	SPI1 Interrupt ID	5	
	SPI2	-	
	SPI2 Interrupt ID	-	
12C	12C0	Yes	0xf8018000
	I2C0 Interrupt ID	8	
	I2C1	Yes	0xf8019000
	I2C1 Interrupt ID	9	
	I2C2	No	
	I2C2 Interrupt ID	-	
GPIO	GPIO0	Yes	0xf8000000
	GPIO0 Width	16	
	GPIO0 Interrupt ID	12, 13	
	GPIO1	No	
	GPIO1 Width	-	
	GPIO1 Interrupt ID	-	
APB3	APB3 Slave Size	64KB	
	АРВО	Yes	0xf8800000
	APB1	No	
	APB2	No	
	APB3	No	
	APB4	No	
AXI4	AXI Slave	No	
	AXI Slave Size	-	
	AXI Master 0	-	
	AXI Master 0 Data Width	-	
	AXI Master 1	-	
	AXI Master 1 Data Width	-	
User Interrupt	User Interrupt A	Yes	
	User Interrupt A ID	25	
	User Interrupt B	No	

Parameter		Setting	Address
	User Interrupt B ID	-	
	User Interrupt C	No	
	User Interrupt C ID	-	
	User Interrupt D	No	
	User Interrupt D ID	-	
	User Interrupt E	No	
	User Interrupt E ID	-	
	User Interrupt F	No	
	User Interrupt F ID	-	
	User Interrupt G	No	
	User Interrupt G ID	-	
	User Interrupt H	No	
	User Interrupt H ID	-	
User Timer	User Timer 0	No	
	User Timer 0 Counter Width	-	
	User Timer 0 Prescaler Width	-	
	User Timer 0 Interrupt ID	-	
	User Timer 1	No	
	User Timer 1 Counter Width	-	
	User Timer 1 Prescaler Width	-	
	User Timer 1 Interrupt ID	-	
	User Timer 2	No	
	User Timer 2 Counter Width	-	
	User Timer 2 Prescaler Width	-	
	User Timer 2 Interrupt ID	-	

Opal Configuration

Pa	arameter	Setting	Address
SOC	Core Number	1	
	Frequency	Configurable	
	Peripheral Clock	No	
	Cache	No	
	Custom Instruction	-	
	Linux Memory Management Unit	-	
	Floating-point unit	-	
	Atomic Extension	-	
Cache/Memory	Data Cache Way	-	
	Data Cache Size	-	

	Parameter	Setting	Address
	Instruction Cache Way	-	
	Instruction Cache Size	-	
	External Memory Interface	No	
	AXI Interface Type	-	
	External Memory Data Width	-	
	External Memory Address Size	-	
	On-Chip RAM Size	Configurable	0xf9000000
	Custom On-Chip RAM Application	No	
Debug	Soft Debug Tap	Configurable	
	FPGA Tap Port	Configurable	
	Target Board	Configurable	
	Application Region Size	-	
	Application Stack Size	-	
	Application Debug Mode	-	
UART	UART0	Yes	0xf8010000
	UART0 Interrupt ID	1	
	UART1	No	
	UART1 Interrupt ID	-	
	UART2	No	
	UART2 Interrupt ID	-	
SPI	SPIO	Yes	0xf8014000
	SPI0 Interrupt ID	4	
	SPI1	No	
	SPI1 Interrupt ID	-	
	SPI2	-	
	SPI2 Interrupt ID	-	
2C	I2C0	Yes	0xf8018000
	I2C0 Interrupt ID	8	
	I2C1	No	
	I2C1 Interrupt ID	-	
	12C2	No	
	I2C2 Interrupt ID	-	
GPIO	GPIO0	Yes	0xf8000000
	GPIO0 Width	8	
	GPIO0 Interrupt ID	12, 13	
	GPIO1	No	
	GPIO1 Width	-	
	GPIO1 Interrupt ID	-	
APB3	APB3 Slave Size	64KB	
	АРВО	Yes	0xf8800000
	APB1	No	

I	Parameter	Setting	Address
	APB2	No	
	APB3	No	
	APB4	No	
AXI4	AXI Slave	No	
	AXI Slave Size	-	
	AXI Master 0	-	
	AXI Master 0 Data Width	-	
	AXI Master 1	-	
	AXI Master 1 Data Width	-	
User Interrupt	User Interrupt A	Yes	
	User Interrupt A ID	25	
	User Interrupt B	No	
	User Interrupt B ID	-	
	User Interrupt C	No	
	User Interrupt C ID	-	
	User Interrupt D	No	
	User Interrupt D ID	-	
	User Interrupt E	No	
	User Interrupt E ID	-	
	User Interrupt F	No	
	User Interrupt F ID	-	
	User Interrupt G	No	
	User Interrupt G ID	-	
	User Interrupt H	No	
	User Interrupt H ID	-	
User Timer	User Timer 0	No	
	User Timer 0 Counter Width	-	
	User Timer 0 Prescaler Width	-	
	User Timer 0 Interrupt ID	-	
	User Timer 1	No	
	User Timer 1 Counter Width	-	
	User Timer 1 Prescaler Width	-	
	User Timer 1 Interrupt ID	-	
	User Timer 2	No	
	User Timer 2 Counter Width	-	
	User Timer 2 Prescaler Width	-	
	User Timer 2 Interrupt ID	-	

Troubleshooting

Contents:

- Error 0x80010135: Path too long (Windows)
- OpenOCD Error: timed out while waiting for target halted
- Memory Test
- OpenOCD error code (-1073741515)
- OpenOCD Error: no device found
- OpenOCD Error: failed to reset FTDI device: LIBUSB ERROR IO
- OpenOCD Error: target 'fpga spinal.cpu0' init failed
- Eclipse Fails to Launch with Exit Code 13
- Efinity Debugger Crashes when using OpenOCD
- Exception in thread "main"
- Warning when Debug with softTap

Error 0x80010135: Path too long (Windows)

When you unzip the legacy RISC-V SDK on Windows, you may get the error message:

```
An unuexpected error is keeping you from copying the file. If you continue
to receive this error, you can use the error code to search for help with
this problem.
```

Error 0x80010135: Path too long

This error occurs if you try to unzip the SDK files into a deep folder hierarchy instead of one that is close to the root level. Instead unzip to c:\riscv-sdk.

OpenOCD Error: timed out while waiting for target halted

The OpenOCD debugger console may display this error when:

- There is a bad contact between the FPGA header pins and the programming cable.
- The FPGA is not configured with a Sapphire SoC design.
- You may not have the correct PLL settings to work with the Sapphire SoC.
- Your computer does not have enough memory to run the program.
- You may use the wrong launch scripts to launch the debug.

To solve this problem:

- Make sure that all of the cables are securely connected to the board and your computer.
- Check the JTAG connection.

Memory Test

Your user binary may not boot correctly if there is a memory corruption problem (that is, the communication between the DDR hard controller and memory module is not functioning). This issue can appear when booting using the SPI flash or OpenOCD debugger. The following instructions provide a debugging flow to determine whether you system has this problem. You use two command prompts or shells to perform the test:

- The first terminal opens an OpenOCD connection to the SoC.
- The second connects to the first terminal for performing the test.

Important: If you are using the OpenOCD debugger in Efinity RISC-V Embedded Software IDE, terminate any debug processes before performing this test.

Set Up Terminal 1

I

To set up terminal 1, the flow varies on your IDE selection during the Sapphire SoC generation.

Efinity RISC-V Embedded Software IDE Selected

- 1. Open a Windows command prompt or Linux shell.
- Change the directory to any of the example designs in your selected bsp location. The default location for <efinity-riscv-ide installation path> would be C:\Efinity\efinity-riscv-ide-2022.2.3 for windows and home/<user>/efinity/efinity-riscvide-2022.2.3 for Linux.



Note: The 2022.2.3 in the installation path may be different based on your IDE versions.

Windows:

```
<efinity-risc-v-ide installation path>\openocd\bin\openocd.exe -f ..\..\..
\bsp\efinix\EfxSapphireSoc\openocd\ftdi.cfg
-c "set CPU0_YAML ..\..\cpu0.yaml"
-f ..\..\bsp\efinix\EfxSapphireSoc\openocd\flash.cfg
```

Linux:

```
<efinity-risc-v-ide installation path>/openocd/bin/openocd -f ../../../bsp/
efinix/EfxSapphireSoc/openocd/ftdi.cfg
-c "set CPU0 YAML ../../cpu0.yaml"
-f ../../bsp/efinix/EfxSapphireSoc/openocd/flash.cfg
```

The OpenOCD server connects and begins listening on port 4444.

Legacy Eclipse IDE Selected

- 1. Open a Windows command prompt or Linux shell.
- 2. Change to SDK_Windows Or SDK_Ubuntu.
- 3. Execute the setup.bat (Windows) or setup.sh (Linux) script.
- 4. Change to the directory that has the cpu0.yamI file.
- 5. Type the following commands to set up the OpenOCD server: Windows:

```
openocd.exe -f bsp\efinix\EfxSapphireSoc\openocd\ftdi.cfg
-c "set CPU0 YAML cpu0.yaml"
-f bsp\efinix\EfxSapphireSoc\openocd\flash.cfg
```

Linux:

```
openocd -f bsp/efinix/EfxSapphireSoc/openocd/ftdi.cfg
-c "set CPU0_YAML cpu0.yaml"
-f bsp/efinix/EfxSapphireSoc/openocd/flash.cfg
```

The OpenOCD server connects and begins listening on port 4444.

Set Up Terminal 2

- 1. Open a second command prompt or shell.
- 2. Enable telnet if it is not turned on. Turn on telnet (Windows)
- **3.** Open a telnet host on port 4444 with the command telnet localhost 4444.
- **4.** To test the on-chip RAM, use the mdw command to get the bootloader binary. Type the command mdw <address> <number of 32-bit words> to display the content of the memory space. For example: mdw 0xF900 0000 32.
- 5. To test the DRAM:
 - Use the mww command to write to the memory space: mww <address> <data>. For example: mww 0x00001000 16.
 - Then, use the mdw command to write to the memory space: mdw <address><data>. For example: mdw 0x00001000 16. If the memory space has collapsed, the console shows all 0s.

Close Terminals

When you finish:

- Type exit in terminal 2 to close the telnet session.
- Type Ctrl+C in terminal 1 to close the OpenOCD session.

Important: OpenOCD cannot be running in Efinity RISC-V Embedded Software IDE when you are using it in a terminal. If you try to run both at the same time, the application will crash or hang. Always close the terminals when you are done flashing the binary.

Reset the FPGA

Press the reset button on your development board:

- Trion[®] T120 BGA324 Development Board—SW2
- 钛金系列 Ti60 F225 Development Board—SW3
- 钛金系列 Ti180 M484 Development Board—SW1

OpenOCD error code (-1073741515)

The OpenOCD debugger may fail with error code -1073741515 if your system does not have the **libusb0.dll** installed. To fix this problem, install the DLL. This issue only affects Windows systems.

OpenOCD Error: no device found

The FTDI driver included with the Sapphire SoC specifies the FTDI device VID and PID, and board description. In some cases, an early revision of the 易灵思 development board may have a different name than the one given in the driver file. If the board name does not match the name in the driver, OpenOCD fails with an error similar to the following:

```
Error: no device found
Error: unable to open ftdi device with vid 0403, pid 6010, description 'Trion T20
Development
Board', serial '*' at bus location '*'
```

To fix this problem, follow these steps with the development board attached to the computer:

- **1.** Open the Efinity Programmer.
- Click the Refresh USB Targets button to display the board name in the USB Target drop-down list.
- 3. Make note of the board name.
- 4. In a text editor, open the ftdi.cfg (Trion) or ftdi_ti.cfg (钛金系列) file in the /bsp/ efinix/EFXSapphireSoC/openocd directory.
- 5. Change the ftdi_device_desc setting to match your board name. For example, use this code to change the name from Trion T20 Development Board to Trion T20 Developer Board:

```
interface ftdi
ftdi_device_desc "Trion T20 Developer Board"
#ftdi_device_desc "Trion T20 Development Board"
ftdi_vid_pid_0x0403 0x6010
```

- 6. Save the file.
- 7. Debug as usual in OpenOCD.

OpenOCD Error: failed to reset FTDI device: LIBUSB_ERROR_IO

This error is typically caused because you have the wrong Windows USB driver for the development board. If you have the wrong driver, you get an error similar to:

```
Error: failed to reset FTDI device: LIBUSB_ERROR_IO
Error: unable to open ftdi device with vid 0403, pid 6010, description
'Trion T20 Development Board', serial '*' at bus location '*'
```

OpenOCD Error: target 'fpga_spinal.cpu0' init failed

You may receive this error when trying to debug after creating your OpenOCD debug configuration. The RISC-V IDE Console gives an error message similar to:

Error cpuConfigFile C:RiscVsoc_Jadesoc_jade_swcpu0.yaml not found Error: target 'fpga_spinal.cpu0' init failed

This error occurs because the path to the cpu0.yamI file is incorrect, specifically the slashes for the directory separators. You should use:

- a single forward slash (/)
- 2 backslashes (\\)

For example, either of the following are good:

```
C:\\RiscV\\soc_Jade\\soc_jade_sw\\cpu0.yaml
C:/RiscV/soc_Jade/soc_jade_sw7cpu0.yaml
```

Eclipse Fails to Launch with Exit Code 13

The Legacy Eclipse software requires a 64-bit version of the Java JRE. When you launch Eclipse using a 32-bit version, you get an error that Java quits with exit code 13.

If you are downloading the JRE using a web browser from www.java.com, it defaults to getting the 32-bit version. Instead, go to https://www.java.com/en/download/manual.jsp to download the 64-bit version.

The new Efinity RISC-V Embedded Software IDE does not require you to install Java JRE as it contains its own Java Executable within its folder. This reduces the chances of failure caused by the Java JRE versioning.

Efinity Debugger Crashes when using OpenOCD

The Efinity[®] Debugger crashes if you try to use it for debugging while also using OpenOCD. Both applications use the same USB connection to the development board, and conflict if you use them at the same time. To avoid this issue:

- Do not use the two debuggers at the same time.
- Use an FTDI cable and a soft JTAG core for OpenOCD debugging. See Using a Soft JTAG Core for Example Designs on page 82 for details.

Exception in thread "main"

When you generate the SoC with a custom user application, you may receive messages similar to the following when you compile your software application:

```
Exception in thread "main"
java.lang.ArrayIndexOutOfBoundsException: Index 29361152 out of bounds for
length 1024
at spinal.lib.misc.HexTools$$anonfun$initRam$1.apply$mcVII
$sp(HexTools.scala:53)
```

This can happen when you have an SoC with external memory interface. The default linker script targets the external memory region during application compilation. You should compile your application to target on-chip RAM instead by following these steps:

- Open the file <project>/embedded_sw/<module>/software/standalone/common/ bsp.mk.
- 2. Change line 7 from

LDSCRIPT ?= \${BSP_PATH}/linker/default.ld

to

LDSCRIPT ?= \${BSP_PATH}/linker/default_i.ld

3. Recompile the application.

If these steps do not solve the issue, contact the support team via our forum in the Support Center.

Warning when Debug with softTap

You may receive the following warnings in the Efinity RISC-V Embedded Software IDE console when trying to debug a device other than T120F324 with soft debug tap interface. These warnings do not cause any issues to launch the debugging process.

```
Info : JTAG tap: fpga_spinal.bridge tap/device found: 0x00220a79 (mfg: 0x53c (Efinix Inc), part: 0x0220, ver: 0x0)
Warn : JTAG tap: fpga_spinal.bridge UNEXPECTED: 0x00220a79 (mfg: 0x53c (Efinix Inc), part: 0x0220, ver: 0x0)
Error: JTAG tap: fpga_spinal.bridge expected 1 of 1: 0x00210a79 (mfg: 0x53c (Efinix Inc), part: 0x0210, ver: 0x0)
Error: Trying to use configured scan chain anyway...
```

To resolve the unwanted warnings, you may add the following command:

Debug Configuration > Debugger > OpenOCD Setup > Config options.

-c 'set CPUTAPID = 0x<ID>'

where <ID> is the correct TAP ID of the connected device in Hexadecimal format.

API Reference

Contents:

- Control and Status Registers
- GPIO API Calls
- I2C API Calls
- I/O API Calls
- Core Local Interrupt Timer API Calls
- User Timer API Calls
- PLIC API Calls
- SPI API Calls
- SPI Flash Memory API Calls
- UART API Calls
- Handling Interrupts

The following sections describe the API for the code in the driver directory.

Control and Status Registers

csr_clear()

Usage	csr_clear(csr, val)
Include	driver/riscv.h
Description	Clear a CSR.
csr_read()	

Usage	csr_read(csr)
Include	driver/riscv.h
Description	Read from a CSR.
Example	<pre>csrr (t0, mepc)// Read regfile[t0] in mepc</pre>

csr_read_clear()

Usage	csr_read_clear(csr, val)
Include	driver/riscv.h
Description	CSR read and clear bit.

csr_read_set()

Usage	csr_read_set(csr, val)
Include	driver/riscv.h
Description	CSR read and set bit.

csr_set()

Usage	csr_set(csr, val)
Include	driver/riscv.h
Description	CSR set bit.

csr_swap()

Usage	csr_swap(csr, val)
Include	driver/riscv.h
Description	Swaps values in the CSR.

csr_write()

Usage	csr_write(csr, val)
Include	driver/riscv.h
Description	Write to a CSR.
Example	<pre>csrw (mepc, t0); // Write regfile[t0] in mepc</pre>

opcode_R()

Usage	opcode_R(opcode, func3, func7, rs1, rs2)
Include	driver/riscv.h
Description	Define an opcode for the custom instruction.
Example	<pre>#define tea_l(rs1, rs2) opcode_R(CUSTOM0, 0x00, 0x00, rs1, rs2)</pre>

GPIO API Calls

gpio_getFilteringHit()

Usage	gpio_getFilteringHit(reg)
Parameters	[IN] reg struct of I ² C setting value
Include	driver/i2c.h
Description	Read the 32-bit I ² C register filter hit with a call back function.
Example	<pre>if(gpio_getFilteringHit(I2C_CTRL) == 1) // Check filter hit value, bit [7] from slave address, // read ='1' write ='0'</pre>

Note: If gpio_getFilteringHit() is deprecated, then use i2C_getFilteringHit() instead.

gpio_getFilteringStatus()

Usage	<pre>gpio_getFilteringStatus(reg)</pre>
Parameters	[IN] reg struct of I ² C setting value
Include	driver/i2c.h
Description	Read the 32-bit I^2C register filter status with a call back function.
Example	<pre>if(gpio_getFilteringStatus (I2C_CTRL) == 1) // Check filter hit status, bit [7] from slave address, read ='1' write ='0</pre>



Note: If gpio_getFilteringStatus() is deprecated, then use i2C_getFilteringStatus() instead.

gpio_getInput()

Usage	gpio_getInput(GPIO_Reg)
Parameters	[IN] GPIO_Reg struct of GPIO register
Include	driver/gpio.h
Description	Get input from a GPIO.

gpio_getInterruptFlag()

Usage	<pre>gpio_getInterruptFlag(reg)</pre>
Parameters	[IN] reg struct of I ² C setting value
Include	driver/i2c.h
Description	Read the 32-bit l ² C register interrupt flag with a call back function.
Example	<pre>Int flag = gpio_getInterruptFlag(I2C_CTRL) & I2C_INTERRUPT_DROP; // Get Drop interrupt flag from Interrupt register //[2] I2C_INTERRUPT_TX_DATA //[3] I2C_INTERRUPT_TX_ACK //[7] I2C_INTERRUPT_CLOCK_GEN_BUSY //[16] I2C_INTERRUPT_CLOCK_GEN_BUSY //[17] I2C_INTERRUPT_FILTER</pre>

Note: If gpio_getInterruptFlag() is deprecated, then use i2C_getInterruptFlag() instead.

gpio_getMasterStatus()

Usage	gpio_getMasterStatus(reg)
Parameters	[IN] reg struct of I ² C setting value
Include	driver/i2c.h
Description	Read the 32-bit I^2C register master status with a call back function.
Example	<pre>int status = gpio_getMasterStatus(I2C_CTRL) & I2C_MASTER_BUSY; // Get master busy status from status register [0]I2C_MASTER_BUSY [4]I2C_MASTER_START [5]I2C_MASTER_STOP [6]I2C_MASTER_DROP</pre>



Note: If gpio_getMasterStatus() is deprecated, then use i2C_getMasterStatus() instead.

gpio_getOutput()

Usage	gpio_getOutput(GPIO_Reg)
Parameters	[IN] GPIO_Reg struct of GPIO register
Include	driver/gpio.h
Description	Read the output pin.

gpio_getOutputEnable()

Usage	gpio_getOutputEnable(GPIO_Reg)
Parameters	[IN] GPIO_Reg struct of GPIO register
Include	driver/gpio.h
Description	Read GPIO output enable.

gpio_setOutput()

Usage	gpio_setOutput(GPIO_Reg, value)
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	driver/gpio.h
Description	Set GPIO as 1 or 0.

gpio_setOutputEnable()

Usage	gpio_setOutputEnable(GPIO_Reg, value)
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	driver/gpio.h
Description	Set GPIO as an output enable.

gpio_setInterruptRiseEnable()

Usage	<pre>gpio_setInterruptRiseEnable(GPIO_Reg, value)</pre>
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise [IN] value GPIO Rise Interrupt Enable bitwise
Include	driver/gpio.h
Description	Set an interrupt on the rising edge of the GPIO.

gpio_setInterruptFallEnable()

Usage	<pre>gpio_setInterruptFallEnable(GPIO_Reg, value)</pre>
Parameters	[IN] GPIO_Reg struct of GPIO register
	[IN] value GPIO pin bitwise
	[IN] value GPIO Fall Interrupt Enable bitwise
Include	driver/gpio.h
Description	Set an interrupt on the falling edge of the GPIO.

gpio_setInterruptHighEnable()

Usage	<pre>gpio_setInterruptHighEnable(GPIO_Reg, value)</pre>
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise [IN] value GPIO High Interrupt Enable bitwise
Include	driver/gpio.h
Description	Set an interrupt when the GPIO is high.

gpio_setInterruptLowEnable()

Usage	<pre>gpio_setInterruptLowEnable(GPIO_Reg, value)</pre>
Parameters	[IN] GPIO_Reg struct of GPIO register [IN] value GPIO pin bitwise
Include	[IN] value GPIO Low Interrupt Enable bitwise driver/gpio.h
Description	Set an interrupt when the GPIO is low.

I²C API Calls

i2c_getFilteringHit()

Usage	I2c_getFilteringHit(reg)
Parameters	[IN] reg struct of I ² C setting value
Include	driver/i2c.h
Description	Read the 32-bit I ² C register filter hit to register filter hit with a call back function.
Example	<pre>if(i2c_getFilteringHit(I2C_CTRL) == 1) // Check filter hit value, bit [7] from slave address, // read ='1' write ='0'</pre>

i2c_getFilteringStatus()

Usage	I2c_getFilteringStatus(reg)
Parameters	[IN] reg struct of I ² C setting value
Include	driver/i2c.h
Description	Read the 32-bit I ² C register filter hit with a call back function.
Example	<pre>if(i2c_getFilteringStatus(I2C_CTRL) == 1) // Check filter hit value, bit [7] from slave address, // read ='1' write ='0'</pre>

i2c_getInterruptFlag()

Usage	I2c_getInterruptFlag(reg)
Parameters	[IN] reg struct of I ² C setting value
Include	driver/i2c.h
Description	Read the 32-bit I ² C register interrupt flag with a call back function.
Example	<pre>Int flag = i2c_getInterruptFlag(I2C_CTRL) & I2C_INTERRUPT_DROP; // Get Drop interrupt flag from Interrupt register //[2] I2C_INTERRUPT_TX_DATA //[3] I2C_INTERRUPT_DROP //[7] I2C_INTERRUPT_DROP //[16] I2C_INTERRUPT_CLOCK_GEN_BUSY //[17] I2C_INTERRUPT_FILTER</pre>

i2c_getMasterStatus()

Usage	I2c_getMasterStatus(reg)
Parameters	[IN] reg struct of I ² C setting value
Include	driver/i2c.h
Description	Read the 32-bit l ² C register filter hit with a call back function.
Example	<pre>int status = i2c_getMasterStatus(I2C_CTRL) & I2C_MASTER_BUSY; // Get master busy status from status register [0]I2C_MASTER_BUSY [4]I2C_MASTER_START [5]I2C_MASTER_STOP [6]I2C_MASTER_DROP</pre>

i2c_applyConfig()

Usage	<pre>void i2c_applyConfig(u32 reg, I2c_Config *config)</pre>
Parameters	[IN] reg struct of I ² C setting value [IN] config struct of I ² C configuration
Include	driver/i2c.h
Description	Apply I ² C configuration to register or for initial configuration.

i2c_clearInterruptFlag()

Usage	void i2c_clearInterruptFlag(u32 reg, u32 value)
Parameters	[IN] reg struct of I ² C setting value [IN] value I ² C interrupt register
Include	driver/i2c.h
Description	Clear the I ² C interrupt flag.

i2c_disableInterrupt()

Usage	void i2c_disableInterrupt(u32 reg, u32 value)
Parameters	[IN] reg struct of I ² C setting value
	[IN] value I ² C interrupt register:
	[0] I2C_INTERRUPT_RX_DATA
	[1] I2C_INTERRUPT_RX_ACK
	[2] I2C_INTERRUPT_TX_DATA
	[3] I2C_INTERRUPT_TX_ACK
	[4] I2C_INTERRUPT_START
	[5] I2C_INTERRUPT_RESTART
	[6] I2C_INTERRUPT_END
	[7] I2C_INTERRUPT_DROP
	[16] I2C_INTERRUPT_CLOCK_GEN_BUSY
	[17] I2C_INTERRUPT_FILTER
Include	driver/i2c.h
Description	Disable I ² C interrupt.
Example	i2c_disableInterrupt(I2C_CTRL, I2C_INTERRUPT_TX_ACK); // Enable I2C interrupt with interrupt TX_ACK

i2c_enableInterrupt()

Usage	void i2c_enableInterrupt(u32 reg, u32 value)
Parameters	[IN] reg struct of I ² C setting value
	[IN] value I ² C interrupt register:
	[0] I2C_INTERRUPT_RX_DATA
	[1] I2C_INTERRUPT_RX_ACK
	[2] I2C_INTERRUPT_TX_DATA
	[3] I2C_INTERRUPT_TX_ACK
	[4] I2C_INTERRUPT_START
	[5] I2C_INTERRUPT_RESTART
	[6] I2C_INTERRUPT_END
	[7] I2C_INTERRUPT_DROP
	[16] I2C_INTERRUPT_CLOCK_GEN_BUSY
	[17] I2C_INTERRUPT_FILTER
Include	driver/i2c.h
Description	Enable I ² C interrupt.
Example	i2c_enableInterrupt(I2C_CTRL, I2C_INTERRUPT_FILTER I2C_INTERRUPT_DROP); // Enable I2C interrupt with interrupt filter and drop

i2c_filterEnable()

Usage	<pre>void i2c_filterEnable(u32 reg, u32 filterId, u32 config)</pre>
Parameters	[IN] reg struct of I ² C setting value [IN] filterID filter configuration ID number [IN] config struct of I ² C configuration
Include	driver/i2c.h
Description	Enable the filter configuration.

i2c_listenAck()

Usage	<pre>void i2c_listenAck(u32 reg)</pre>
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h

i2c_masterBusy()

Usage	<pre>void i2c_masterBusy(u32 reg)</pre>
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Get the I ² C busy status.

i2c_masterStatus()

Usage	int i2c_masterStatus(u32 reg)
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Get the I ² C status.

i2c_masterDrop()

Usage	void i2c_masterDrop(u32 reg)
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Change the I ² C master to the drop state.
Example	i2c_masterDrop(I2C_CTRL);

i2c_masterStart()

Usage	<pre>void i2c_masterStart(u32 reg)</pre>
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Change the I ² C master to the start state.

i2c_masterRestart()

Usage	<pre>void i2c_masterRestart(u32 reg)</pre>
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Restart the I ² C master by sending a start condition.

i2c_masterStartBlocking()

Usage	<pre>void i2c_masterStartBlocking(u32 reg)</pre>
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Asserts a start condition and wait for the master to start the process.

i2c_masterRestartBlocking()

Usage	<pre>void i2c_masterRestartBlocking(u32 reg)</pre>
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Restart the I ² C master by sending a start condition. Wait for the master to start the

i2c_masterStop()

Usage	void i2c_masterStop(u32 reg)
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Change the I ² C master to the stop state.

i2c_masterStopBlocking()

Usage	void i2c_masterStartBlocking(u32 reg)
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Asserts a stop condition and waits for the master to start the process.

i2c_masterStopWait()

Usage	<pre>void i2c_masterStopWait(u32 reg)</pre>
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Asserts a wait condition and waits for the master to be available.

i2c_setFilterConfig()

Usage	<pre>void i2c_setFilterConfig(u32 reg, u32 filterId, u32 config)</pre>
Parameters	 [IN] reg struct of I²C setting value [IN] filterID filter configuration ID number [IN] config struct of I²C configuration: [9:0] I2C slave address [14] I2C_FILTER_10BITS [15] I2C_FILTER_ENABLE
Include	driver/i2c.h
Description	Set the filter configuration.
Example	i2c setFilterConfig(I2C CTRL, 0, 0x30 I2C FILTER ENABLE); // Enable filter with ID=0 slave addr = 0x30 default 7 bit filter

i2c_txAck()

Usage	void i2c_txAck(u32 reg)
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Transmit acknowledge.

i2c_txAckBlocking()

Usage	void i2c_txAckBlocking(u32 reg)
Parameters	[IN] reg struct of I ² C register
Include	
include	driver/i2c.h

i2c_txAckWait()

Usage	void i2c_txAckWait(u32 reg)
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Wait for an acknowledge to transmit.

i2c_txByte()

Usage	void i2c_txByte(u32 reg, u8 byte)
Parameters	[IN] reg struct of I ² C register [IN] byte 8 bits data to send out
Include	driver/i2c.h
Description	Transfers one byte to the I ² C slave.

i2c_txByteRepeat()

Usage	void i2c txByteRepeat(u32 reg, u8 byte)
Parameters	[IN] reg struct of I ² C register [IN] byte 8 bits data to send out
Include	driver/i2c.h
Description	Send a byte and then wait until it is fully transmited on the I ² C bus.

i2c_txNack()

Usage	<pre>void i2c_txNack(u32 reg)</pre>
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Transfers a NACK.

i2c_txNackRepeat()

Usage	<pre>void i2c_txNackRepeat(u32 reg)</pre>
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Send a NACK and then wait until it is fully transmited on the I^2C bus.

i2c_txNackBlocking()

Usage	<pre>void i2c_ txNackBlocking(u32 reg)</pre>
Parameters	[IN] reg struct of I ² C register
Include	driver/i2c.h
Description	Transfer a NACK and wait for the completion.

i2c_rxAck()

Usage	<pre>int i2c_rxAck(u32 reg)</pre>
Parameters	[IN] reg struct of I ² C register
Returns	[OUT] 1 bit acknowledge
Include	driver/i2c.h
Description	Receive an acknowledge from the I ² C slave.

i2c_rxData()

Usage	unit32_t i2c_rxData(u32 reg)
Parameters	[IN] reg struct of I ² C register
Returns	[OUT] 1 byte data from I ² C slave
Include	driver/i2c.h
Description	Receive one byte data from I ² C slave.

i2c_rxNack()

Usage	int i2c_rxNack(u32 reg)
Parameters	[IN] reg struct of I ² C register
Returns	[OUT] 1 bit no acknowledge
Include	driver/i2c.h
Description	Receive no acknowledge from the I ² C slave.

I/O API Calls

read_u8()

Usage	u8 read_u8(u32 address)
Include	driver/io.h
Parameters	[IN] address SoC address
Returns	[OUT] 8-bit data
Description	Read 8-bit data from the specified address.

read_u16()

Usage	ul6 read_ul6(u32 address)
Include	driver/io.h
Parameters	[IN] address SoC address
Returns	[OUT] 16-bit data
Description	Read 16-bit data from the specified address.

read_u32()

Usage	u32 read_u32(u32 address)
Include	driver/io.h
Parameters	[IN] address SoC address
Returns	[OUT] 32-bit data
Description	Read 32-bit data from the specified address.

write_u8()

Usage	<pre>void write_u8(u8 data, u32 address)</pre>	
Include	driver/io.h	
Parameters	[IN] data SoC address data [IN] address SoC address	
Description	Write 8 bits unsigned data to the specified address.	

write_u16()

Usage	void write_ul6(ul6 data, u32 address)
Include	driver/io.h
Parameters	[IN] data SoC address data [IN] address SoC address
Description	Write 16 bits unsigned data to the specified address.

write_u32()

Usage	void write_u32(u32 data, u32 address)
Include	driver/io.h
Parameters	[IN] data SoC address data [IN] address SoC address
Description	Write 32 bits unsigned data to the specified address.

write_u32_ad()

Usage	void write_u32_ad(u32 address, u32 data)
Include	driver/io.h
Parameters	[IN] address SoC address [IN] data SoC address data
Description	Write 32 bits unsigned data to the specified address.

Core Local Interrupt Timer API Calls

clint_setCmp()

Usage	<pre>void clint_setCmp(u32 p, u64 cmp, u32 hart_id)</pre>
Include	driver/clint.h
Parameters	[IN] p timer interrupt [IN] cmp timer compare register [IN] hart_id hart ID
Description	Set a timer value to trigger an interrupt when the value is reached.

clint_getTime()

Usage	u64 clint_getTime(u32 p)
Include	driver/clint.h
Parameters	[IN] p timer interrupt
Returns	[OUT] timer value
Description	Gets the timer value.

clint_uDelay()

Usage	u64 clint_uDelay(u32 usec, u32 hz, u32 reg)
Include	driver/clint.h
Parameters	[IN] usec microseconds [IN] hz core frequency [IN] reg timer interrupt
Description	Use the timer to make a delay.

User Timer API Calls

prescaler_setValue()

Usage	void prescaler_setValue(u32 reg, u32 value)
Include	driver/prescaler.h
Parameters	[IN] reg struct of user timer register [IN] value prescaler value
Description	Set the user timer prescaler value.

timer_setConfig()

Usage	<pre>void timer_setConfig(u32 reg, u32 value)</pre>
Include	driver/timer.h
Parameters	[IN] reg struct of user timer register [IN] value user timer configuration value
Description	Set the user timer configuration.

timer_setLimit()

Usage	<pre>void timer_setLimit(u32 reg, u32 value)</pre>
Include	driver/timer.h
Parameters	[IN] reg struct of user timer register
	[IN] value user timer configuration value
Description	Set the limit value for the timer to generate an interrupt.

timer_getValue()

Usage	void timer_getValue(u32 reg)
Include	driver/timer.h
Parameters	[IN] reg struct of user timer register
Returns	Timer value
Description	Get the timer value.

timer_clearValue()

Usage	void timer_clearValue(u32 reg)
Include	driver/timer.h
Parameters	[IN] reg struct of user timer register
Description	Clear the timer value by setting it to 0.

PLIC API Calls

plic_set_priority()

Usage	<pre>void plic_set_priority(u32 plic, u32 gateway, u32 priority)</pre>
Include	driver/plic.h
Parameters	[IN] plic PLIC register structure [IN] gateway interrupt type [IN] priority interrupt priority
Description	Set the interrupt priority.

plic_set_enable()

Usage	<pre>void plic_set_enable(u32 plic, u32 target, u32 gateway, u32 enable)</pre>
Include	driver/plic.h
Parameters	[IN] plic PLIC register structure
	[IN] target HART number
	[IN] gateway interrupt type
	[IN] enable
Description	Set the interrupt enable.

plic_set_threshold()

Usage	<pre>void plic_set_threshold(u32 plic, u32 target, u32 threshold)</pre>
Include	driver/plic.h
Parameters	<pre>[IN] plic PLIC register structure [IN] target HART number [IN] threshold enable = 1</pre>
Description	Masks individual interrupt sources for the HART.

plic_claim()

Usage	u32 plic_claim(u32 plic, u32 target)
Include	driver/plic.h
Parameters	[IN] plic PLIC register structure [IN] target HART number
Description	Claim the PLIC interrupt for specific HART.

plic_release()

Usage	<pre>void plic_release(u32 plic, u32 target, u32 gateway)</pre>
Include	driver/plic.h
Parameters	[IN] plic PLIC register structure
	[IN] target HART number
	[IN] gateway interrupt type
Description	Release the PLIC interrupt for specific HART.

SPI API Calls

spi_applyConfig()

Usage	<pre>void spi_applyConfig(u32reg, Spi_Config *config)</pre>
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register [IN] config struct of the SPI configuration
Description	Applies the SPI configuration to to a register for initial configuration.

spi_cmdAvailability()

Usage	u32 spi_cmdAvailability(u32reg)
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register
Returns	[OUT] SPI TX FIFO availability (16 bits)
Description	Reads the number of bytes for TX FIFO availability.

spi_diselect()

Usage	<pre>void spi_diselect(u32reg, u32 slaveId)</pre>
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register [IN] slaveId ID for the slave
Description	De-asserts the selected SPI (SS) pin based on the slaveld.

spi_read()

Usage	u8 spi_read(u32 reg)
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register
Returns	[OUT] reg One byte of data
Description	Receives one byte from the SPI slave.

spi_read32()

Usage	u32 spi_read32(u32 reg)
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register
Returns	[OUT] reg Data (up to 16 bits)
Description	Receives up to 16 bits of data from the SPI slave.

spi_rspOccupancy()

Usage	u32 spi_rspOccupancy(u32 reg)
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register
Returns	[OUT] SPI RX FIFO occupancy (16 bits)
Description	Read the number of bytes for RX FIFO occupancy .

spi_select()

Usage	<pre>void spi_select(u32 reg, u32slaveId)</pre>
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register [IN] slaveId ID for the slave
Description	Asserts the SPI select (SS) pin on the selected slave.

spi_write()

Usage	void spi_write(u32reg, u8 data)
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register [IN] data 8 bits of data to send out
Description	Transfers one byte to the SPI slave.

spi_write32()

Usage	void spi_write32(u32 reg, u32 data)
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register
	[IN] data up to 16 bits of data to send out
Description	Transfers up to 16 bits to the SPI slave.

spi_writeRead()

Usage	u8 spi_writeRead(u32 reg, u8 data)
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register [IN] data 8 bits of data to send out
Returns	[OUT] reg one byte of data
Description	Transfers one byte to the SPI slave and receives one byte from the SPI slave.

spi_writeRead32()

Usage	u32 spi_writeRead32(u32 reg, u32 data)
Include	driver/spi.h
Parameters	[IN] reg struct of the SPI register [IN] data up to 16 bits of data to send out
Returns	[OUT] reg Up to 16 bits of data
Description	Transfers up to 16 bits of data to the SPI slave and receives up to 16 bits of data from the SPI slave.

SPI Flash Memory API Calls

spiFlash_f2m_()

Usage	void spiFlash_f2m_(u32 spi, u32 flashAddress, u32 memoryAddress, u32 size)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register
	[IN] flashAddress flash device address
	[IN] memoryAddress memory address
	[IN] size programming address size
Description	Copy data from the flash device to memory.

spiFlash_f2m()

Usage	void spiFlash_f2m(u32 spi, u32 cs, u32 flashAddress, u32 memoryAddress, u32 size)
Include	driver/spiFlash.h
Parameters	 [IN] spi reg struct of the SPI register [IN] cs chip select [IN] flashAddress flash device address [IN] memoryAddress memory address
Description	Copy data from the flash device to memory with chip select control.

spiFlash_f2m_withGpioCs()

Usage	void spiFlash_f2m_withGpioCs(u32 spi, Gpio_Reg *gpio, u32 cs, u32 flashAddress, u32 memoryAddress, u32 size)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register
	[IN] gpio reg struct of the GPIO register
	[IN] cs chip select
	[IN] flashAddress flash device address
	[IN] memoryAddress memory address
	[IN] size programming address size
Description	Flash device from the SPI master with GPIO chip select.

spiFlash_diselect()

Usage	void spiFlash_diselect(u32 spi, u32 cs)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] cs chip select
Description	De-asserts the SPI flash device from the master chip select.

spiFlash_diselect_withGpioCs()

Usage	<pre>void spiFlash_diselect_withGpioCs(u32 gpio, u32 cs)</pre>
Include	driver/spiFlash.h
Parameters	[IN] gpio reg struct of the GPIO register [IN] cs chip select
Description	De-asserts the SPI flash device from the master with the GPIO chip select.

spiFlash_init_()

Usage	void spiFlash_init_(u32 spi)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register
Description	Initialize the SPI reg struct.

spiFlash_init()

Usage	void spiFlash_init(u32 spi, u32 cs)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] cs chip select
Description	Initialize the SPI reg struct with chip select de-asserted.

spiFlash_init_withGpioCs()

Usage	<pre>void spiFlash_init_withGpioCs(u32 spi, u32 gpio, u32 cs)</pre>
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] gpio reg struct of the GPIO register [IN] cs chip select
Description	Initialize the SPI reg struct with GPIO chip select de-asserted.

spiFlash_read_id_()

Usage	u8 spiFlash_read_id_(u32 spi)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register
Returns	[OUT] 8-bit SPI flash ID
Description	Read the ID from the flash.

spiFlash_read_id()

Usage	u8 spiFlash_read_id(u32 spi, u32 cs)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] cs chip select
Returns	[OUT] 8-bit SPI flash ID
Description	Read the ID from the flash with chip select.

spiFlash_select()

Usage	void spiFlash_select(u32 spi, u32 cs)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] cs chip select
Description	Select the SPI flash device.

spiFlash_select_withGpioCs()

Usage	<pre>spiFlash_select_withGpioCs(u32 gpio, u32 cs)</pre>
Include	driver/spiFlash.h
Parameters	[IN] gpio reg struct of the GPIO register [IN] cs chip select
Description	Select the SPI flash device with the GPIO chip select.

spiFlash_software_reset()

Usage	<pre>void spiFlash_software_reset(u32 spi, u32 cs)</pre>
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] cs chip select
Description	Reset the SPI flash.

spiFlash_wake_()

Usage	void spiFlash_wake_(u32 spi)
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register
Description	Release power down from the SPI master.

spiFlash_wake()

Usage	void spiFlash_wake(u32 spi, u32 cs)	
Include	driver/spiFlash.h	
Parameters	[IN] spi reg struct of the SPI register [IN] cs chip select	
Description	Release power down from the SPI master with chip select.	

spiFlash_wake_withGpioCs()

Usage	<pre>void spiFlash_wake_withGpioCs(u32 spi, u32 gpio, u32 cs)</pre>
Include	driver/spiFlash.h
Parameters	[IN] spi reg struct of the SPI register [IN] gpio reg struct of the GPIO register [IN] cs chip select
Description	Release power down from the SPI master with the GPIO chip select.

UART API Calls

uart_applyConfig()

Usage	<pre>void uart_applyConfig(u32 reg, Uart_Config *config)</pre>		
Include	driver/uart.h		
Parameters	[IN] reg struct of the UART register [IN] config struct of the UART configuration		
Description	Applies the UART configuration to to a register for initial configuration.		

uart_TX_emptyInterruptEna()

Usage	void uart_TX_emptyInterruptEna(u32 reg, char Ena)		
Include	driver/uart.h		
Parameters	[IN] reg struct of the UART register [IN] ena Enable interrupt		
Description	Enable the TX FIFO empty interrupt.		

uart_RX_NotemptyInterruptEna()

Usage	void uart_RX_NotemptyInterruptEna(u32 reg, char Ena)		
Include	driver/uart.h		
Parameters	[IN] reg struct of the UART register [IN] ena Enable interrupt		
Description	Enable the RX FIFO not empty interrupt.		

uart_read()

Usage	char uart_read(u32reg)		
Include	driver/uart.h		
Parameters	[IN] reg struct of the UART register		
Returns	[OUT] reg character that is read		
Description	Reads a character from the UART slave.		

uart_readOccupancy()

Usage	u32 uart_readOccupancy(u32reg)		
Include	driver/uart.h		
Parameters	[IN] reg struct of the UART register		
Returns	[OUT] reg FIFO occupancy		
Description	Read the number of bytes in the RX FIFO.		

uart_status_read()

Usage	u32 uart_status_read(u32 reg)		
Include	driver/uart.h		
Parameters	[IN] reg struct of the UART register		
Returns	[OUT] 32-bit status register from the UART		
Description	Refers to UART Status Register: 0x0000_0004 in the Sapphire Datasheet.		

uart_status_write()

Usage	uart_status_write(u32 reg, char data)		
Include	driver/uart.h		
Parameters	[IN] reg struct of the UART register [IN] data input data for the UART status.		
Description	Write the UART status.		

uart_write()

Usage	void uart_write(u32 reg, char data)		
Include	driver/uart.h		
Parameters	[IN] reg struct of the UART register [IN] data write a character		
Description	Write a character to the UART.		

uart_writeHex()

Usage	void uart_writeHex(u32 reg, int value)		
Include	driver/uart.h		
Parameters	[IN] reg struct of the UART register		
	[IN] value number to send as UART character		
Description	Convert a number to a character and send it to the UART in hexadecimal.		

uart_writeStr()

Usage	void uart_writeStr(u32 reg, const char* str)		
Include	driver/uart.h		
Parameters	[IN] reg struct of the UART register [IN] str string to write		
Description	Write a string to the UART .		

uart_writeAvailability()

Usage	u32 uart_writeAvailability(u32 reg)		
Include	driver/uart.h		
Parameters	[IN] reg struct of the UART register		
Returns	[OUT] reg FIFO availability		
Description	Read the number of bytes in the TX FIFO.		

Handling Interrupts

There are two kinds of interrupts, trap vectors and PLIC interrupts, and you handle them using different methods.





Figure 46: Types of Interrupts

Trap Vectors

Trap vectors trap interrupts or exceptions from the system. Read the Machine Cause Register (mcause) to identify which type of interrupt or exception fthe system is generating. Refer to "Machine Cause Register (mcause): 0x342" in the data sheet for your SoC for a list of the exceptions and interrupts used for trap vectors. The following flow chart explains how to handle trap vectors.

For CAUSE_MACHINE_EXTERNAL, it will call the subroutine to process the PLIC level interrupts.

Figure 47: Handling Trap Vectors



PLIC Interrupts


The PLIC collects external interrupts and is also used for CAUSE_MACHINE_EXTERNAL cases. Read the interrupt claim registers (PLIC claim) to identify the source of the external interrupt. Refer to Address Map on page 62 for a list of the interrupt IDs.



Note: For the Sapphire SoC, the interrupt IDs are user configurable. Refer to the interrupt IDs that you set in the IP Manager for each peripheral. The Address Map shows the default values.

The following flow chart shows how the PLIC handles interrupts. The PLIC identifies the interrupt ID and processes the corresponding interrupts.

Figure 48: Handling PLIC Interrupts



Appendix: Required Software for Eclipse (RISC-V SDK)

These instructions are for reference if you are using open-source Eclipse IDE provided with RISC-V SDK.

RISC-V SDK

Eclipse MCU—Open-source Java-based development environment that uses plug-ins to extend and customize its functionality. The GNU MCU Eclipse plug-in lets you develop applications for ARM and RISC-V cores. Version: 2020-09 (4.17.0)

Disk space required: 433 MB (Windows), 433 MB (Linux)

xPack GNU RISC-V Embedded GCC—Open-source, prebuilt toolchain from the xPack Project.

Version: 8.3.0-2.3 Disk space required: 1.53 GB (Windows), 1.5 GB (Linux)

OpenOCD Debugger—The open-source Open On-Chip Debugger (OpenOCD) software includes configuration files for many debug adapters, chips, and boards. Many versions of OpenOCD are available. The RISC-V flow requires a custom version of OpenOCD that includes the VexRiscv 32-bit RISC-V processor. Version: 20200421

Disk space required: 9.4 MB (Windows), 7.4 MB (Linux)

GNU MCU Eclipse Windows Build Tool (Windows Only)—This open-source Windows-specific package helps to manage build projects and includes GNU make.

Version: 4.2.1-2-win32-x64 Disk space required: 4.99 MB

Java JRE

Open-source Java 64-bit runtime environment; required for Eclipse.

Version: 8 Update 241 https://www.java.com/en/download/manual.jsp (Java 8 official release) https://developers.redhat.com/products/openjdk/download (OpenJDK 8 or 11) http://jdk.java.net/16/ (OpenJDK 16)

Install the RISC-V SDK

To install the SDK:

- **1.** Download the file riscv_sdk_windows-v<version>.zip Or riscv_sdk_ubuntu-v<version>.zip from the Support Center.
- Create a directory for the SDK, such as c:\riscv-sdk (Windows) or home/my_name/ riscv-sdk (Linux).
- **3.** Unzip the file into the directory you created. The complete SDK is distributed as compressed files. You do not need to run an installer.

Windows directory structure:

- SDK_Windows
 - eclipse—Eclipse application.
 - GNU MCU Eclipse—Windows build tools.
 - openocd—OpenOCD debugger.
 - riscv-xpack-toolchain_8.3.0-2.3_windows—GCC compiler.
 - run_eclipse.bat—Batch file that sets variables and launches Eclipse.
 - setup.bat—Batch file to set variables for running OpenOCD on the command line to flash the binary.

Ubuntu directory structure:

- SDK_Ubuntu < version >
 - eclipse—Eclipse application.
 - openocd—OpenOCD debugger.
 - riscv-xpack-toolchain_8.3.0-2.3_linux—GCC compiler.
 - run_eclipse.sh—Shell file that sets variables and launches Eclipse.
 - setup.sh—Shell file to set variables for running OpenOCD on the command line to flash the binary.

Install the Java JRE

To install the JRE:

- Download the 64-bit version of the JRE or JDK for your operating system from https://www.java.com/en/download/manual.jsp (Java 8 official release) https://developers.redhat.com/products/openjdk/download (OpenJDK 8 or 11) http://jdk.java.net/16/ (OpenJDK 16)
- 2. Follow the installation instructions on the web site to install the JRE.



Note: You need a 64-bit version of the Java JRE. When you launch Eclipse using a 32-bit version, you get an error that Java quits with exit code 13.

Appendix: Launch Eclipse (RISC-V SDK)

These instructions are for reference if you are using open-source Eclipse IDE provided with RISC-V SDK.

The RISC-V SDK includes the run_eclipse.bat file (Windows) or run_eclipse.sh file (Linux) that adds executables to your path, sets up envonment variables for the Sapphire BSP, and launches Eclipse. Always use this executable to launch Eclipse; do not launch Eclipse directly.

When you first start working with the Sapphire SoC, you need to configure your Eclipse workspace and environment. Setting up a global development environment for your workspace means you can store all of your Sapphire software code in the same place and you can set global environment variables that apply to all software projects in your workspace.

You should use a unique workspace for your Sapphire SoC projects. recommends using the **embedded_sw/<SoC module>** directory as the workspace directory.

Note: With IP Manager, you can generate multiple SoCs with different options. Using the **embedded_sw/<SoC module>** directory as your workspace means that you can explore more than one SoC by simply switching workspaces.

Follow these steps to launch Eclipse and set up your workspace:

- 1. Launch Eclipse using the run_eclipse.bat file (Windows) or run_eclipse.sh file.
- If this is the first time you are running Eclipse, create a new workspace that points to the embedded_sw/<SoC module> directory. Otherwise, choose File > Switch Workspace > Other to choose an existing workspace directory and click Launch.

Set Global Environment Variables

OpenOCD uses two environment variables, DEBUG and DEBUG_OG. It is simplest to set them as global environment variables for all projects in your workspace. Then, you can adjust them as needed for individual projects.

Note: When you configure the SoC in the IP Manager, you can choose whether to turn on debug mode by default or not. When you generate the SoC, the setting is saved in the **/embedded_sw/bsp/efinix/EfxSapphireSoc/include/soc.mk** file. If you want to change the debug mode, you can change the setting in the IP Configuration wizard and re-generate the SoC, or use the following instructions to add the variables to your project and change them there.

Choose **Window** > **Preferences** to open the **Preferences** window and perform the following steps.

Preferences			— 🗆 X
type filter text	Environment		
> General ^ V C/C++	Environment variable	es to set	3 Add
Appearance Arduino	Variable	Value	Select
> Autotools	DEBUG	no	Select
1 v Build	DEBUG_0G	no	Edit
Build Targets Build Variables			Delete
Console Environment Logging > Makefile Editor v		to native environment vironment with specified one	Restore Defaults Apply
< >			пеноге встана Арру
? 🎍 🖆 🔘			4 Apply and Close Cancel

- 1. In the left navigation menu, expand C/C++ > Build.
- 2. Click C/C++ > Build > Environment.
- 3. Click Add and add the following environment variables:

Variable	Value	Description
DEBUG	no	Enables or disables debug mode. no: Debugging is turned off yes: Debugging is enabled
DEBUG_OG	no	Enables or disables optimization during debugging. Use an uppercase letter O not a zero.

4. Click Apply and Close.

Appendix: Create and Build a Software Project (RISC-V SDK)

After you set up your Eclipse workspace, you are ready to create a new project and build it. These instructions walk you through the process using the axiDemo example project from the software directory.

Create a New Project

In this step you create a new project from the axiDemo code example.

- 1. Launch Eclipse.
- 2. Select the Sapphire workspace if it is not open by default.
- 3. Make sure you are in the C/C++ perspective.

Import the axiDemo example:

- 4. Choose File > New > Makefile Project with Existing Code.
- 5. Click Browse next to Existing Code Location.
- 6. Browse to the **software/standalone/axiDemo** directory and click **Select** Folder.
- 7. Select <none> in the Toolchain for Indexer Settings box.
- 8. Click Finish.

The axiDemo project folder displays in the Project Explorer. The folder has the makefile and main.c source code as well as launch scripts for the OpenOCD Debugger.

Import Project Settings (Optional)

provides a C/C++ project settings file that defines the include paths and symbols for the C code. Importing these settings into your project lets you explore and jump through the code easily.



Note: You are not required to import the project settings to build. These settings simply make it easier for you to write and debug code.

To import the settings:

- 1. Choose File > Import to open the Import wizard.
- 2. Expand C/C++.
- 3. Choose C/C++ > C/C++ Project Settings.
- 4. Click Next.
- 5. Click Browse next to the Settings file box.
- 6. Browse to one of the following files and click Open:

Option	Description	
Windows	embedded_sw\ <soc module="">\config\project_settings_soc.xml</soc>	
Linux embedded_sw/ <soc module="">/config_linux/project_settings_soc.xml</soc>		

- In the Select Project box, select the project name(s) for which you want to import the settings.
- 8. Click Finish.

Eclipse creates a new folder in your project named **Includes**, which contains all of the files the project uses.

After you import the settings, clean your project (**Project** > **Clean**) and then build (**Project** > **Build Project**). The build process indexes all of the files so they are linked in your project.

Enable Debugging

If you chose **OpenOCD Debug Mode** > **Turn On by default** when you configured the SoC, debugging is turned on and you can skip the instructions in this topic.

If you chose **OpenOCD Debug Mode** > **Turn Off by default** when you configured the SoC, debugging is turned off. Add the environment variables as described in **Set Global Environment Variables** on page 128 and then change the variables as needed.

- To run the program for normal operation, keep **DEBUG** set to **no**.
- To debug with the OpenOCD debugger, set **DEBUG** to yes.

In debug mode, the program suspends operation after loading so that you can set breakpoints or perform debug tasks.

To change the debug settings for your project, right-click the project name **axiDemo** in the Project Explorer and choose **Properties** from the pop-up menu.

- 1. Expand C/C++ Build.
- 2. Click C/C++ Build > Environment.
- 3. Click the Debug variable.
- 4. Click Edit.
- 5. Change the Value to yes.
- 6. Click OK.
- 7. Click Apply and Close.

Important: When you change the debug value for a project you previously built, you must clean the project (**Project** > **Clean**) before building again. Otherwise, Eclipse gives a message in the Console that there is Nothing to be done for 'all'

Build

Choose **Project** > **Build Project** or click the Build Project toolbar button.

The makefile builds the project and generates these files in the build directory:

- axiDemo.asm—Assembly language file for the firmware.
- axiDemo.bin—Download this file to the flash device on your board using OpenOCD. When you turn the board on, the SoC loads the application into the RISC-V processor and executes it.
- axiDemo.elf—Use this file when debugging with the OpenOCD debugger.
- axiDemo.hex—Hex file for the firmware. (Do not use it to program the FPGA.)
- axiDemo.map—Contains the SoC address map.

Appendix: Debug with the OpenOCD Debugger (RISC-V SDK)

These instructions are for reference if you are using an earlier software version. With the development board programmed and the software built, you are ready to configure the OpenOCD debugger and perform debugging. These instructions use the **axiDemo** example to explain the steps required.

Launch the Debug Script

With the Efinity software v2022.1 and higher, debugging scripts are available for each software example in the /embedded_sw/<module>/software/standalone/ directory and are imported into your project when you create a new project from an existing makefile. You can use these scripts to launch debug mode.

Table	35:	Debug	Config	urations
--------------	-----	-------	--------	----------

Launch Script	Description
axiDemo_trion.launch	Debugging software on Trion [®] development boards.
axiDemo_ti.launch	Debugging software on 钛金系列 development boards
axiDemo_softTap.launch	Debugging software on Trion or 钛金系列 development boards with the soft JTAG TAP interface. For example, you would need to use the soft TAP if you want to use the OpenOCD debugger and the Efinity [®] Debugger at the same time. (See Using a Soft JTAG Core for Example Designs on page 82.)

To debug the axiDemo project:

- 1. Right-click axiDemo > axiDemo < family>.launch.
- Choose Debug As > > axiDemo_<family>. Eclipse launches the OpenOCD debugger for the project.
- 3. Click Debug.

Debug

After you click **Debug** in the Debug Configuration window, the OpenOCD server starts, connects to the target, starts the gdb client, downloads the application, and starts the debugging session. Messages and a list of VexRiscv registers display in the **Console**. The main.c file opens so you can debug each step.

- **1.** Click the **Resume** button or press F8 to resume code operation. All of the LEDs on the board blink continuously in unison.
- 2. Click Step Over (F6) to do a single step over one source instruction.
- 3. Click Step Into (F5) to do a single step into the next function called.
- 4. Click Step Return (F7) to do a single step out of the current function.
- **5.** Double-click in the bar to the left of the source code to set a breakpoint. Double-click a breakpoint to remove it.
- 6. Click the Registers tab to inspect the processor's registers.
- 7. Click the Memory tab to inspect the memory contents.
- 8. Click the Suspend button to stop the code operation.
- **9.** When you finish debugging, click **Terminate** to disconnect the OpenOCD debugger.

	Terminate	•	p Into p Over	
riscv-workspace - blinkAndEchoJade05/src/main.c - Eclipse IDE	Resume	Ste	p Return	-
File Edit Source Refactor Navigate Search Project Run Wind	felp			
🐔 🐇 🔳 🎋 Debug 🗸 🖸 blinkAndEchoJade	ult 🔷 🔅 🗄 🕶 🔛 🎼 🔛 🔛 🔛 👘 💼	M 🚴 🕏 🥀 i 🖬 🗟 3	2 🕹 🐂 🛠 • O • 💁 •	1 🗁 🗁 👻
→ ○ + ○ + ○ + ○ + ○ + ○ + ○ + ○ + ○				Q 🔡 🖬 🎋
🗱 Debug 🔀 🏊 Project Explorer 🛛 🗖 💽 (gdb[2].proc)].threadGroup[i1],gdb[2].proc[🔀 main.c 🐹 🛅 machine	eTimer.h 🗖 🗖 (x)=	V 🔀 🎭 B 🍕 E 🛋 M 🎫 C	o ‰ P 🗖 🗖
	dint.b>	^ _	‱ ⇒t	E 1 2 2
C blinkAndEchoJade05 Default [GDB OpenOCD Debu 2 3 #include	ip.h"		те Туре	Value
✓ → blinkAndEcho.elf 4 #include		8	(x)= usec u32	100000
Thread #1 (Suspended : Signal : SIGINT:Interr	atab".		(x)= usec@entry u32	100000
machine imer_ubelay() at machine imer main() at main.c:27 0xf90001ec 7 #ifdef	AL SIM		(x)= hz u32	5000000
B openand even 8 #define	UDELAY 100		(x)= hz@entry u32	5000000
9 #else	UDELAY 100000		(x)= reg u32	4160782336
III #endif	_ODELAY 100000		(x)= reg@entry u32	4160782336
12			(x)= mTimePerUs_u32	50
Double-Click to 14 bsc			(x)= limit u32	2807908357
	:();			
	OutputEnable(BSP_LED_GPIO, BSP_LED_MASK);			
• 👘 👘 👘	Output(BSP_LED_GPI0, 0x00000000);			
18				>
	te(BSP_UART_TERMINAL, '!');			
<		>) <		>
📮 Console 😒	legisters 📳 Problems 🕠 Executables 🛛 🙀 Debugger Console 🚽	🚺 Memory 🛛 🔳 💥	🔆 🖹 🚮 🖻 🗲 🚝 🚽 🗉] - 🗂 - 🖂
blinkAndEchola	efault [GDB OpenOCD Debugging] openocd.exe			
Console (898) mepc (
(899) mcause	Period Registers Tab	lemory		
(900) mcvar	riegietere rab			
(901) mip (/ (1985) mtoho	32)	Tab		~
< >> <				>
	Writable Smart Insert 8 : 24 : 116	112M of 256M	m i	

Figure 49: Perform Debugging

Learn more: For more information on debugging with Eclipse, refer to **Running and debugging projects** in the Eclipse documentation.

Debug - Multiple Cores

By default, the OpenOCD debugger always targets the first core, core 0, when debugging. If your SoC has multiple cores, you can do standalone debugging with a core other than core 0. This debug method uses the openocdServer debug launch scripts, which are available in the **software/standalone/openocdServer** directory. The general procedure is:

- 1. Create an SoC with more than 1 core.
- 2. Create a new project in Eclipse for your software code.
- 3. Create a new project for the openocdServer files.
- 4. Start the OpenOCD server.
 - a. Right-click openocdServer > openocdServer_<family>.launch.
 - **b.** Choose **Debug As** > > **openocdServer_<family>**.
- **5.** Modify the debug configuration for your application to use the OpenOCD server:
 - a. Right-click <project folder> > Debug As > Debug Configurations.
 - b. Choose GDB OpenOCD Debugging > <launch script> (e.g., axiDemo_trion).
 - c. Click the Debugger tab.
 - d. Turn off Start OpenOCD locally.
 - e. Under **Remote Target**, change the **Port number** for the core yiou are using (the default is 3333 for core 0).
- 3333: Core 0
- 3334: Core 1
- 3335: Core 2
- 3336: Core 3
- **6.** Click **Debug**. Eclipse enters debug mode targeting the CPU that you specified with the port number.

	Name: apb3Demo_t	trion					
ype filter text	Main The Debugg	M.	rtup 💱 Source 🔲 Common 🚮 SVD Path				_
 C/C++ Application C/C++ Attach to Application C/C++ Attach to Application C/C++ Container Launcher C/C++ Remote Application C/C++ Unit GDB Hardware Debugging GDB OpenOCD Debugging GDB OpenOCD Debugging apb3Demo_softTap apb3Demo_tii axi4Demo_softTap axi4Demo_softTap axi4Demo_softTap axi4Demo_tii axi4Demo_tiin openocdServer_tii openocdServer_tiii GDB PyOCD Debugging GDB QEMU Debugging GDB SEGGER J-Link Debugging Launch Group 	Imain Sebugg OpenOCD Setup Start OpenOCD Start OpenOCD Executable path: Actual executable: GDB port: Telnet port: Tcl port: Tcl port: Config options: Allocate consol GDB Client Setup Start GDB sessi Executable name: Actual executable: Other options: Commands: Remote Target Host name or IP ad Host name or IP ad	locally openocd openocd (to change 3333 4444 6666 -f \$(works e for Open(riscv-none riscv-none set arch ri set remot	it use the <u>global</u> or <u>workspace</u> preferences space_loc}/bsp/efinix/EfxSapphireSoc/open space_loc)/bsp/efinix/EfxSapphireSoc/open OCD Allocate cons e-embed-gdb e-embed-gdb inaccessible-by-default off	iocd/ftdi.cfg iocd/debug.cfg		verties page)	
	Port number:	333	34				
					F e <u>v</u> ert	Restore defa	

Appendix: Re-Generate the Memory Initialization Files Manually

With the Efinity software v2022.1 and higher, you do not need to re-generate these files manually. These instructions are for reference if you are using an earlier software version.

To re-generate the memory initialization files manually using the **binGen.py** helper script. You find this script in the <project>/embedded_sw/<SoC module>/tool directory.

Windows:

Open a command prompt and type these commands:

```
${EFINITY HOME}/bin/setup.bat
python3 binGen.py -b bootloader.bin -s <RAM size> -f <FPU>
```

Linux:

Open a terminal and type these commands:

```
source ${EFINITY_HOME}/bin/setup.sh
python3 binGen.py -b bootloader.bin -s <RAM size> -f <FPU>
```

where:

- <RAM size> is the on-chip RAM size you want to use.
- <FPU> indicates whether the floating-point unit is enabled for the SoC. 1: floating-point is enabled, 0: disabled.

This command generates the new memory initialization files. Copy these files into the same directory as your project **.xml** file, replacing the existing files.

Compile your design.

Appendix: Import the Debug Configuration

With the Efinity software v2022.1 and higher, you do not need to import the debug configuration. These instructions are for reference if you are using an earlier software version with legacy Eclipse IDE.

To simplify the debugging steps, the Sapphire SoC includes debug configurations that you import. There are several configuration files, depending on which board you use.

Table 36: Debug Configurations

Debug Configuration	Use for	
default	Debugging software on Trion [®] development boards.	
default_ti	Debugging software on 钛金系列 development boards.	
default_softTap	Debugging software on Trion or 钛金系列 development boards with the soft JTAG TAP interface. For example, you would need to use the soft TAP if you want to use the OpenOCD debugger and the Efinity [®] Debugger at the same time. (See Using a Soft JTAG Core for Example Designs on page 82.)	

To import a debug configuration and use it to launch a debug session:

- 1. Launch Eclipse by running the run_eclipse.bat file (Windows) or run_eclipse.sh (Linux).
- 2. Select a workspace (if you have not set one as a default).
- 3. Open the axiDemo project or select it under C/C++ Projects.
- 4. Right-click the axiDemo project name and choose Import.
- 5. In the Import dialog box, choose Run/Debug > Launch Configurations.
- 6. Click Next. The Import Launch Configurations dialog box opens.
- 7. Browse to the following directory and click OK:

Option	Description	
Windows	embedded_sw\ <soc module="">\config</soc>	
Linux embedded_sw/ <soc module="">/config_linux</soc>		

- 8. Check the box next to config (Windows) or config linux (Linux).
- 9. Click Finish.

10.Right-click the **axiDemo** project name and choose **Debug As** > **Debug Configurations**.

- **11.Enter** axiDemo in the **Project** box.
- **12.Enter** build\axiDemo.elf in the C/C++ Application box.

13. Windows only: you need to change the path to the cpu0.yamI file:

- a. Click the **Debugger** tab.
- **b.** In the **Config options** box, change <code>\${workspace_loc}</code> to the full path to the **<SoC** module> directory.



Note: For the cpu0.yaml path, make sure to use \\ as the directory separator because the first slash escapes the second one. For example, use: c:\\Efinity\\2021.2\\project\\<project name>\\embedded_sw\\<SoC module>\ \cpu0.yaml

14.Click Debug.



Note: If Eclipse prompts you to switch to the Debug Perspective, click Switch.

Appendix: Copy a User Binary to the Flash Device (2 Terminals)

To boot from a flash device, you need to copy the binary to the device. These instructions describe how to use two command prompts or terminals to flash the user binary file.



Note: If you want to store the binary in the same flash device that holds the FPGA bitstream, refer to Copy a User Binary to Flash (Efinity Programmer) on page 60 instead.

You use two command prompts or terminals:

- The first terminal opens an OpenOCD connection to the SoC.
- The second connects to the first terminal to write to the flash.

Important: If you are using the OpenOCD debugger in Eclipse, terminate any debug processes before attempting to flash the memory.

Set Up Terminal 1

To set up terminal 1, the flow varies on your IDE selection during the Sapphire SoC generation.

Efinity RISC-V Embedded Software IDE Selected

- 1. Open a Windows command prompt or Linux shell.
- Change the directory to any of the example designs in your selected bsp location. The default location for <efinity-riscv-ide installation path> would be C:\Efinity\efinity-riscv-ide-2022.2.3 for windows and home/<user>/efinity/efinity-riscvide-2022.2.3 for Linux.



Note: The 2022.2.3 in the installation path may be different based on your IDE versions.

Windows:

```
<efinity-risc-v-ide installation path>\openocd\bin\openocd.exe -f ..\..\..
\bsp\efinix\EfxSapphireSoc\openocd\ftdi.cfg
-c "set CPU0_YAML ..\..\cpu0.yaml"
-f ..\..\bsp\efinix\EfxSapphireSoc\openocd\flash.cfg
```

Linux:

```
<efinity-risc-v-ide installation path>/openocd/bin/openocd -f ../../bsp/
efinix/EfxSapphireSoc/openocd/ftdi.cfg
-c "set CPU0 YAML ../../cpu0.yaml"
-f ../../bsp/efinix/EfxSapphireSoc/openocd/flash.cfg
```

The OpenOCD server connects and begins listening on port 4444.

Legacy Eclipse IDE Selected

- 1. Open a Windows command prompt or Linux shell.
- 2. Change to SDK_Windows Or SDK_Ubuntu.
- 3. Execute the setup.bat (Windows) or setup.sh (Linux) script.
- 4. Change to the directory that has the cpu0.yamI file.
- 5. Type the following commands to set up the OpenOCD server: Windows:

```
openocd.exe -f bsp\efinix\EfxSapphireSoc\openocd\ftdi.cfg
-c "set CPU0_YAML cpu0.yaml"
-f bsp\efinix\EfxSapphireSoc\openocd\flash.cfg
```

Linux:

```
openocd -f bsp/efinix/EfxSapphireSoc/openocd/ftdi.cfg
-c "set CPU0_YAML cpu0.yaml"
-f bsp/efinix/EfxSapphireSoc/openocd/flash.cfg
```

The OpenOCD server connects and begins listening on port 4444.

Set Up Terminal 2

- 1. Open a second command prompt or shell.
- 2. Enable telnet if it is not turned on. Turn on telnet (Windows)
- **3.** Open a telnet local host on port 4444 with the command telnet localhost 4444.
- **4.** In the OpenOCD shell or command prompt, use the following command to flash the user binary file:

flash write_image erase unlock <path>/<filename>.bin 0x380000

Where <path> is the full, absolute path to the .bin file.

Note: For Windows, use \\ as the directory separators.

Close Terminals

When you finish:

- Type exit in terminal 2 to close the telnet session.
- Type Ctrl+C in terminal 1 to close the OpenOCD session.

Important: OpenOCD cannot be running in Efinity RISC-V Embedded Software IDE when you are using it in a terminal. If you try to run both at the same time, the application will crash or hang. Always close the terminals when you are done flashing the binary.

Reset the FPGA

Press the reset button on your development board:

- Trion[®] T120 BGA324 Development Board—SW2
- 钛金系列 Ti60 F225 Development Board—SW3
- 钛金系列 Ti180 M484 Development Board—SW1

Revision History

Table 37: Revision History

Date Version		Description		
January 2023	5.1	Updated On-Chip RAM of 512KB in the figure titled Sapphire Memory Space.		
December 2022	5.0	Moved topics Required Software for Eclipse, Launch Eclipse, Create and Build a Software Project, and Debug with the OpenOCD Debugger to Appendix. (DOC-981)		
		Changed topic title, Connect the FTDI Cable \rightarrow Connect the FTDI Mini- Module and FTDI cable \rightarrow FTDI mini-module.		
		Added new main topics:		
		–Launch Efinity RISC-V Embedded Software IDE.		
		-Create and Build a Software Project.		
		-Debug with the OpenOCD Debugger.		
		–Unified Printf.		
		Added new sub-topics:		
		–Efinity RISC-V Embedded Software IDE.		
		-Install the Efinity RISC-V Embedded Software IDE.		
		–SoC Configuration Guideline.		
		–Sapphire SoC IDE Backward Compatibility.		
		–Launching the Efinity RISC-V Embedded Software IDE.		
		–Optimization Settings.		
		–Import Sample Projects.		
		–Debug - Daisy Chain.		
		–Peripheral Register View.		
		–CSR Register View.		
		-FreeRTOS View.		
		–QEMU Emulator.		
		-Bsp_print.		
		–Bsp printf.		
		–Bsp printf full.		
		–Preprocessor Directives.		
		– –Warning when Debug with softTap.		
		Updated on sub-topics Open a Terminal, Connect the FTDI Cable, OpenOCD Error: timed out while waiting for target halted, Memory Test, Eclipse Fails to Launch with Exit Code 13, and API Reference.		
		Updated Appendix: Copy a User Binary to the Flash Device (2 Terminals) and Import the Debug Configuration.		
November 2022	4.2	Corrected boot sequence cases A and B. (DOC-932)		
September 2022	4.1	Updates for the Ti180 M484 development board.		
September 2022	4.0	Updated the instructions for debugging with OpenOCD. You now use launch scripts.		
		Added information on the possible boot sequence scenarios.		
		Enhanced the information on the address map.		
		Added description for debugging with multiple cores.		
		Added new SPI API functions.		
		Added instructions on migrating from Ruby, Jade, and Opal to Sapphire.		
		Updated IP Manager configuration options.		
		Updated instructions on launching Eclipse.		
		Updated Installing USB drivers topics.		
June 2022	3.2	When finding the COM port in Windows, look for the first COM port listed under Ports (COM & LPT) . (DOC-811)		
		The VexRiscv core used in the Sapphire SoC has six pipeline stages.		
		The vertisev core used in the sapprine soc has six pipeline stages.		

Date	Version	Description
March 2022	3.1	Fixed typo in Connect the FTDI Cable topic. (DOC-731)
December 2021	3.0	Updated the SDK version numbers.
		Updated the IP Manager Configuration Wizard description for new configuration options.
		Added instructions for using the Ti60 F225 Development Board and example design.
		Updated instructions for Eclipse global environment variables.
		Explained new Efinity Programmer feature for programming a flash device with a combined user bitstream and application binary.
		Updated register map.
		Updated the API Reference for new driver support.
October 2021	2.1	Corrected incomplete instructions for copying a user binary to flash. (DOC-576)
October 2021	2.0	IP Manager options changed for the updated Sapphire wizard. (DOC-544)
		Updated the address map. (DOC-544)
		Updated the example design description for the new features in the design. (DOC-544)
		New simulation instructions. (DOC-544)
		New instructions for changing the bootloader RAM size. (DOC-544) Changed the EfxApb3Example, EfxAxi4Example, and userInterruptDemo example descriptions. (DOC-544)
		Changed the TX pin number for the instructions on setting up a USB-to-UART module. (DOC-544)
		When using the Soft Debug Tap option, the IP Manager connects the pins for you. (DOC-544)
		Described the pins needed to connect an FTDI cable to the Trion [®] T120 BGA324 Development Board when using the Soft Debug Tap option. (DOC-544)
August 2021	1.1	Corrected typo in example design name in topics describing Eclipse and OpenOCD (EfxAxi4Example instead of EfxAxiExample). (DOC-517)
July 2021	1.0	Initial release.
	1	